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Abstract 
This thesis describes the design, construction and evaluation of a DC-DC converter 
intended for use with very low input voltages, such as would be obtained from a single 
solar cell or a parallel solar array. Although the low voltage power converter discussed 
here has been optimised for inputs from 0.5 to 0.6VDC, operation down to 0.3V or less 
is practical. 
Particular importance is placed on the design of magnetic components. A new, semi-
passive technique for the control of staircase saturation in transformer cores is 
presented. Unfortunately, the technique has proven to be unsuitable for low voltage 
applications. The reasons for this are explained. 
A circuit model for the converter is developed, and used to predict circuit operation. 
A core flux displacement hypothesis is presented, which addresses a discrepancy in 
voltage transfonnation between measured data and the model. To test the hypothesis, a 
specially constructed nickel steel transformer core was installed and evaluated. 
The electrical and thermal design of a low voltage, 500A adjustable DC power 
supply is also discussed. This supply was required as a test input for the DC-DC 
converter, as parallel solar arrays would not have been convenient for develop1nental 
work. 
3 
Table of Contents 
Abstract. 
Table of Contents 
List of Acronyn1s. 
Photographs . 
1 Introduction . 
1.1 Obtaining useful power from a PV array 
1.2 Low voltage power conversion 
1.3 The 500A DC Power Supply 
1.4 Thesis overview 
2 Theory 
2.1 The PV cell to DC converter interface 
2.2 Overview of competing converter technologies 
2.3 Transfonner 1nagnetics, detailed model 
2.4 Core saturation, cause and prevention 
3 L VPC Design . 
3 .1 Introduction 
3 .2 The push-pull converter 
3 .3 MOSFET drive circuit and snubber 
3 .4 Drive circuit power supply 
3. 5 Transformer design 
3. 6 Leakage inductance minimisation 
3. 7 Antisaturation feature 
3.8 Inductive output clamp and filter 
L VPC sche1natic diagram 
4 DC Power Supply Design 
4.1 Introduction 
4.2 Fast settling, high current linear regulator 
4.3 Parasitic inductance 
4.4 The1mal management 
4.5 Photovoltaic array equivalence 
DC Power Supply schematic diagram 
3 
4 
6 
7 
8 
13 
. 29 
. 48 
4 
5 Results 
5.1 LVPC operating characteristics 
5 .2 Transformer characterisation 
5.3 Core saturation 
5.4 Antisaturation feature 
5.5 Operating li1nitations and fault/overload tolerance 
5.6 DCPS operating characteristics 
6 Modelling 
6.1 Introduction 
6.2 Circuit ele1nents 
6.3 Equivalent circuit equation 
6.4 Model evaluation 
7 Discussion . 
7 .1 Interpretation of results 
7 .2 Measurement error analysis 
7. 3 Design improvements 
7. 4 Co1n1nercial potential 
8 Nickel Steel Core 
8 .1 Introduction 
8.2 Eddy current reduction 
8.3 L and Lp measurement 
8.4 Imag, Bmax and µr 
8.5 Core losses 
8.6 Test results 
8.7 Drive frequency reduction 
8.8 "Missing" voltage 
8.9 Dependence of Vioss upon Iin 
9 Conclusions . 
References . 
Acknowledgments 
Appendix I - List of Materials, L VPC. 
Appendix II - List of Materials, DCPS 
Appendix III - Transformer Primary and Supply/Drain Bars 
55 
. 74 
84 
. 93 
108 
110 
1 1 1 
112 
113 
114 
5 
Acronyms 
AC 
ANU 
CGS 
CSES 
DC 
DCPS 
DMM 
EMF 
ESR 
FEIT 
FET 
GBWP 
LCR 
LED 
Alternating Current 
Australian National University 
Centimetre Gram Second 
Centre for Sustainable Energy Systems 
Direct Current 
Direct Current Power Supply 
Digital Multimeter 
Electromotive Force 
Equivalent Series Resistance 
Faculty of Engineering and Information Technology 
Field Effect Transistor 
Gain Bandwidth Product 
Inductance (L) Capacitance (C) Resistance (R) 
Light Emitting Diode 
L VPC Low Voltage Power Converter 
MKS Metre Kilogram Second 
MOSFET Metal Oxide Silicon Field Effect Transistor 
NiFe Nickel Steel 
PCB Printed Circuit Board 
PV Photovoltaic 
RMS Root of the Mean of the Squares 
SS Stainless Steel 
TTL Transistor Transistor Logic 
6 
Low Voltage Power Converter 
L VPC and 500A DC Power Supply 
7 
1 Introduction 
1.1 Obtaining useful power from a photovoltaic array 
Silicon solar cells produce DC electric power most efficiently when their output is 
approximately 0.6V per cell. Because this voltage is relatively low, cells are usually 
connected in series to form an array. For some applications ( charging batteries, 
operating remote bore pumps) the power fro1n DC solar arrays may be used directly. 
However, it is often desirable to convert the DC output to AC at some convenient 
voltage ( e.g. 240Vrms ). Electronic devices ("inverters") which convert DC to AC are 
commonly available and can take many forms. Most inverters require an input of at 
least 12VDC, and therefore at least 20 solar cells must be connected in series to obtain 
the necessary voltage. In stand-alone systems where power may be required in the 
absence of sunlight, solar cells charge batteries which in tum supply DC-DC converters 
or DC-AC inverters. 
1.2 Low voltage power conversion 
High efficiency solar cells and sun tracking solar concentrator arrays have been the 
subject of intense research interest within the FEIT Department of Engineering for 
many years. Significant progress has been made, both in the efficiency of photovoltaic 
cells and in the performance of the optical concentration systems in which they are 
used. 
Although much progress has been made in improving cells and concentrators, the 
electrical power conversion techniques used to transform the output from these arrays 
have heretofore relied on DC converter or inverter circuits designed for inputs of 12V to 
48V or more. Off-the-shelf power conversion products for use with low and extra low 
input voltages have not been available. This restriction has led to the necessity of 
interconnecting cells in series to achieve the required voltage. However, because current 
from a series array is limited by the weakest or least illuminated cell, care must be taken 
to match cells and ensure they are evenly illuminated. This requires extra testing, 
precise paraboloids, and accurate, two axis solar tracking. The effect of blocked or 
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defective cells can be reduced through the use of bypass diodes, but they dissipate 
power and can be difficult to install. Because cell anodes must be electrically isolated 
from each other, series arrays also impose limitations on thermal resistance between the 
cells and the heatsink. 
Parallel arrays offer advantages in that all anodes can be bonded to a common 
heatsink, which can also serve as the positive output connection. Cell matching, solar 
tracking and uniformity of illumination become less critical; even a totally blocked cell 
has little overall effect. The disadvantage of parallel arrays is that output current will be 
one or two orders of 1nagnitude greater than that which exists in a series array of 
equivalent output. As most electrical power conversion techniques rely on current 
switching, the ability to produce an economical low resistance switch is crucial to the 
success of low input voltage converters. (Shepard and Williamson [ 12]). 
Previous work in the area of low voltage power conversion appears to be limited. 
Meyer and Schmidt [10] describe a lOW DC-DC converter operating fro1n a 0.7V input 
and a 250W converter for use at 1.4V. The first was designed for fuel cell applications 
while the second was developed for three-junction amorphous silicon solar cells . 
Efficiencies of 80 to 95o/o were reported, but few details of the design were given. 
The DC-DC converter discussed in this thesis is designed to operate from a parallel 
solar concentrator array with an output of about 0.55VDC at 450A. The circuit should 
convert this to 25VDC at 8A, suitable for charging batteries or operating a conventional 
1nains output inve1ier. The 200W power level was selected because it is high enough to 
give a true feeling for the proble1ns involved, yet low enough to be achieved within a 
lin1ited ( ~$5 ,000) budget. 
Extracting useful power from SOOADC at Y2 V potential is analogous to extracting 
the same power (250W) from a 500 litre/second flow of water at 5cm head. Both are 
mathematically easy, but both are technically challenging. The energy density of these 
sources is quite low (Yi J/C and Yi J/1, respectively) , therefore large flows must be 
acco1nmodated to produce the required power. This leads to physically large (and 
therefore expensive) structures. The problem is essentially one of impedance matching: 
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A low impedance source demands a low impedance transducer, if reasonable efficiency 
is to be achieved. 
There are also control problems associated with such high flow rates. Imagine 
instantly closing a valve in a length of pipe carrying a flow of 500 1/s. Not only would it 
be difficult to close a large valve "instantly", but unless they were very strong, the 
inertia of the water could cause the valve or pipe to rupture. Continuing with the 
analogy, if the cormnutation transistors in the 12V converter turn off in 0.5µs , even the 
inductance of 10cm of wire could convert the "inertia" of 500A (through ""0.1 µH) into a 
100V spike. 
Identifying and analysing problems of particular relevance to low energy density 
electrical power conversion was a primary objective of this project. The second main 
goal was the construction of an efficient working prototype. 
1.3 The SOOA DC Power Supply 
It is not convenient to use a solar concentrator array as a power source for developing 
prototype DC-DC converters. There are several reasons for this: It is sometimes 
necessary to work on cloudy days. A parallel concentrator array is not currently 
available and, even if one was, no physically realisable cable could carry the necessary 
cun·ent from the array to the laboratory without incurring an unacceptable voltage loss . 
(In practice, it would almost certainly be necessary to locate a low voltage converter 
very close to the solar array.) Therefore, a power supply is required which is capable of 
si1nulating the output of a 250W parallel solar array. 
Because the efficiency of the power supply itself was not an issue, a linear regulator 
operating from a large battery was seen to offer the least costly alternative. Such a 
power supply was designed and constructed. 
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1.4 Thesis overview 
This thesis begins (Section 2) with a discussion of the technologies relevant to the 
production of "useful" DC voltages ( e.g. 24V) from the output of a parallel array of 
solar cells. Topics include the characterisation of the photovoltaic effect in silicon, the 
relative 1nerits of various DC-DC converter configurations, and the magnetics of 
transfonner design. 
The next two sections (3 and 4) reveal the steps involved in the design and 
construction of a Low Voltage Power Converter (L VPC) and a 500A DC Power Supply. 
At each stage, design decisions are highlighted and justified. Particular attention is paid 
to the design of magnetic components - the L VPC transformer and output inductor. The 
operation of both circuits is discussed in some detail. These two pieces of equipment 
fonned the basis of the experimental part of the project. 
Results gained from perfonnance testing of the LVPC and DC Power Supply are 
presented in Section 5. LVPC circuit losses are analysed in ( excruciating) detail, and a 
con1plete 1nodel of its transformer is developed. Performance specifications are 
presented for both the LVPC and DC Power Supply, together with an analysis of their 
operating li1nitations and potential failure modes. 
A circuit model for the L VPC is developed in Section 6. Simplifying assumptions are 
made, permitting the adoption of a DC equivalent circuit. The contribution of each 
element or functional block within the circuit is analysed, and the effects are 
incorporated in the model. Predictions based on this model are then compared with 
actual results, and similarities and discrepancies are noted. 
Lessons learned from both the L VPC and the circuit model are addressed in Section 
7. Measurement techniques are analysed, and design improvements suggested. One 
possible source of i1nprovement involves the substitution of a nickel steel transformer 
core for the ferrite core used in the initial design. Implementation of this modification 
forms the basis of the next section. 
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Section 8 describes the design and characterisation of the L VPC transformer utilising 
a replacement core of laminated nickel steel. Revised performance figures are provided, 
conclusions are drawn, and some remaining questions are discussed. The section 
concludes with a discussion of an as-yet unresolved question concerning a voltage loss 
observed at the transformer secondary during all stages of the project. In this context, a 
moderately non-linear dependence of voltage loss on input current is explored. 
Following is a summary of the principal findings, concepts and contributions 
resulting fro1n this project: 
• Notwithstanding the inherent difficulties, the output of a parallel photovoltaic array 
can be efficiently and reliably converted to a more useful voltage. 
• Stray inductance and transformer leakage inductance are principal limiting factors in 
the design of efficient low voltage DC-DC converters. 
• Stray inductance and the commutation of large currents dictate that snubber circuits 
be used on high power switching supplies - even when the source voltage is low. 
• An inductive output filter can significantly improve the performance of forward 
converters, particularly when leakage inductance is present. 
• Contact resistance and skin effect can be significant sources of loss in high current 
low voltage AC circuits, even at relatively low frequencies. 
• Constructing a O. lmO switch capable of changing state in 0.5µs is electrically 
si1nple, aesthetically pleasing, mechanically difficult, and financially painful. 
• Power ferrites can be used to advantage at frequencies as low as lkHz, particularly 
in circumstances where the higher flux density and permeability of steel alloys 
cannot be fully utilised due to other constraints. 
• It should be possible to control staircase saturation in a transformer core by briefly 
interrupting primary drive at the point where the nominal flux zero crossing occurs. 
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2 Theory 
2.1 The PV cell to DC converter interface 
A silicon solar cell is simply a p-n junction designed to maximise electrical output 
power when exposed to sunlight. As a first order approximation, it may be represented 
as a diode in parallel with an ideal current source. The current source results from the 
separation of hole/electron pairs at the junction in response to the absorption of photons. 
The resulting current/voltage characteristics are therefore those of an ideal diode 
forward biased by a light dependent current source. For the purposes of this discussion, 
the series resistance introduced by metallic contacts and bulk silicon must also be 
considered. 
The expression governing the I/V characteristics of a silicon diode is 
V r = (nkT/q) ln(Ir/10 ) [2- 1] 
where V f is the forward junction voltage, n is a current dependent factor of about 1 at 
higher current densities (Grove [6], pp. 186-190), k is Boltzmann's constant, Tis 
absolute te111perature, q is the charge of an electron, If is the forward junction current, 
and I0 is the junction reverse saturation current. 
Solar cells produced by the ANU Centre for Sustainable Energy Systems are 
designed to operate at 20 suns, or an incident solar flux of about 2.0 W/cm2 . Even with 
active liquid cooling, junction temperatures of around 60°C can be expected (Andrew 
Blakers, pers. comm.). Under these conditions, cells typically have an open circuit 
voltage of 680m V and produce a short circuit current of 700mA/cm2 (Andrew Blakers, 
Andres Cuevas and William Keogh, pers. comm.). 
Because a cell is equivalent to a diode in parallel with a current source, an open 
circuited 1 cm2 cell with 2.0 W/cm2 solar spectrum illumination will have 680m V 
forward bias and 700mA forward junction current. Solving the diode equation at this 
operating point gives 
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1 - 11 0.680 = 0.0287 n(0.700/I0 ) , or I0 = 3.591 xlO A. [2-2] 
Therefore, for the cells in question, 
- 11) - 11 Yr= 0.0287 ln(Ir/3.591 x lO , or If= 3.591 x lO exp(34.84Vf). [2- 3] 
If If is the junction current, then 0.700 - If will be the cell output current, lout· 
Vf is the voltage at the p-n junction, not the cell output voltage. Thin metal fingers on 
the upper surface of each cell are used to make electrical contact with then-type silicon 
cathode. Junction current must also pass through the relatively thick p-type silicon 
substrate which forms the anode. The combined resistance associ~ted with the fingers 
and substrate would be about 0.0030 for a typical 18A cell (Keogh, pers. comm.). 
Normalising this figure on a per-square-centimetre basis gives 0.003 x 18/0. 7 = 0.0770. 
This resistance, Rs, is in series with If, and will produce voltage drop Vs. The actual cell 
output voltage, Y out, will be reduced by this amount. Cell output power, Pout = Y out x 
lout, and efficiency can be computed from P ou/ 2.0. Figure 2.1 summarises these results. 
The full set of calculated data from which this figure was derived appears in Table 2.1. 
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Figure 2.1 Characteristics of ANU CSES Solar Cells at 20 Suns. 
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Table 2.1 Characteristics of ANU CSES Solar Cells at 20 Suns (2.0W/cm2). 
Vf If lout Rs Vs Vout Pout 
0.45 0.000 0.700 0.077 0.054 0.396 0.277 
0.46 0.000 0.700 0.077 0.054 0.406 0.284 
0.47 0.000 0.700 0.077 0.054 0.416 0.291 
0.48 0.001 0.699 0.077 0.054 0.426 0.298 
0.49 0.001 0.699 0.077 0.054 0.436 0.305 
0.50 0.001 0.699 0.077 0.054 0.446 0.312 
0.51 0.002 0.698 0.077 0.054 0.456 0.319 
0.52 0.003 0.697 0.077 0.054 0.466 0.325 
0.53 0.004 0.696 0.077 0.054 0.476 0.332 
0.54 0.005 0.695 0.077 0.053 0.487 0.338 
0.55 0.008 0.692 0.077 0.053 0.497 0.344 
0.56 0.011 0.689 0.077 0.053 0.507 0.349 
0.57 0.015 0.685 0.077 0.053 0.517 0.354 
0.58 0.021 0.679 0.077 0.052 0.528 0.358 
0.59 0.030 0.670 0.077 0.052 0.538 0.361 
0.60 0.043 0.657 0.077 0.051 0.549 0.361 
0.61 0.061 0.639 0.077 0.049 0.561 0.358 
0.62 0.086 0.614 0.077 0.047 0.573 0.351 
0.63 0.122 0.578 0.077 0.044 0.586 0.338 
0.64 0.173 0.527 0.077 0.041 0.599 0.316 
0.65 0.246 0.454 0.077 0.035 0.615 0.279 
0.66 0.348 0.352 0.077 0.027 0.633 0.223 
0.67 0.493 0.207 0.077 0.016 0.654 0.135 
0.68 0.699 0.001 0.077 0.000 0.680 0.001 
Vf= Cell forward bias junction voltage. Vf= 0.0287 ln(lf!3.591 x l0- 11 ). 
lf = Cell forward bias junction current, in Amperes. h = 3.591 x10- 11 exp(34.84V f). 
lout= Cell output current, in Amperes. lout= 0. 700 - lf. 
Rs = Cell contact finger plus substrate resistance, in Ohms. 
Vs= Voltage drop across Rs. Vs= lout x Rs. 
Vout = Cell output voltage. Vout = V f - Vs· 
pout = Cell output power, in Watts. pout = Vout X lout• 
Eff'y = Cell efficiency, in percent. Eff'y = 1 OOP out/2.0. 
Eff'y 
13.86 
14.21 
14.56 
14.90 
15.25 
15.59 
15.93 
16.26 
16.58 
16.90 
17.20 
17.47 
17.71 
17.91 
18.03 
18.05 
17.92 
17.57 
16.91 
15.78 
13.97 
11.14 
6.77 
0.05 
Cell efficiency is highest (18°/o) when Vout = 0.55V, but remains above 17% from 
about 0.49 to 0.58V. To achieve maximum overall efficiency, the power converter 
should be designed to operate with an input voltage within this range ( or, in the case of 
a series array, a 1nultiple of it). This window of optimum efficiency will change 
somewhat due to temperature and illumination. Some converters automatically adjust 
their operating point to maximise output power, however the window is broad enough to 
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accommodate a± 10°/o change in operating voltage without reducing overall efficiency 
by 1nore than 6% of its maximum value. 
It should be noted that at voltages below the optimum power point the cell tends to 
look like a current source, while above this point it looks like a voltage source. Because 
of this, the converter designer must ensure current draw is relatively steady, otherwise 
cell voltage, and therefore efficiency, will vary. On the other hand, design is simplified 
to so1ne extent because cells can produce neither excessive current under short circuit 
conditions, nor excessive voltage under no-load conditions. 
2.2 Overview of competing converter technologies 
Electrical power conversion can be defined as the process by which one form of 
elect1ical energy is transformed into another. The start and end points can be AC, DC, 
or a co1nbination of both, and the conversion process can be either electrical or 
electron1echanical. As this project is concerned primarily with the conversion of DC 
power from silicon solar cells, only DC input converters will be considered. 
Electro1nechanical conversion is usually implemented with some form of 
n1otor/generator or 1notor/alternator combination, although these may share a single 
mechanical structure. DC input motor/alternators can convert the output of solar cell 
an·ays directly into mains power with reasonable efficiency (70-80o/o). Their principal 
disadvantages of size, weight and maintenance requirements are partially offset by their 
chief advantage: robustness. (Iron withstands lightning better than electronic circuitry.) 
The homopolar motor (e.g. the Faraday Disc) is of particular interest because its 
design is inherently suited to low voltage operation (Gottlieb [5] , p.24). A homopolar 
motor driven alternator would be an excellent choice for low voltage power conversion, 
and significant progress towards a working design was made during the early stages of 
this project. However, high prototype fabrication cost estimates (approaching $10,000) 
ulti1nately precluded its use. 
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Almost all forms of DC electrical power conversion require some form of 
commutation. Therefore, an alternating voltage or current is always present within the 
device. The reason for this is simple: The 1nagnetic components which function as 
energy storage and transfer elements depend upon changing magnetic fields for their 
operation, and DC can only produce a constant magnetic field. (The ho1nopolar 
n1otor/ generator is an exception. It sidesteps the co1nmutation requirement by using 
sliding DC contacts and a fixed 1nagnetic field.) 
Electronic power converters can be designed to produce either AC or DC outputs. 
However, if a sinusoidal mains voltage output is desired, the conversion is usually 
accomplished in two stages. The input DC voltage is initially converted to another 
(usually higher) DC level, which then feeds a DC to AC inverter. Mains output DC-AC 
inve1iers with inputs fro1n 12 to 96V are co1nmonly available. For this reason, it was 
decided that a low input voltage DC-DC converter stage would be the primary focus of 
this investigation. 
Most electrical DC-DC converters fall into one of two broad categories. The first is 
theflyback converter (figure 2.2), in which energy at one voltage or current is 
temporarily stored in an inductive circuit element, to be subsequently retrieved at a 
second voltage or current. In the flyback converter, energy storage takes place while the 
co1nmutating device is conducting. This energy is then transferred to the load while the 
commutating device is switched off. Stored magnetic energy is fundamental to device 
operation, while turns ratio (in those cases where a transformer forms the energy storage 
element) is of lesser importance, as it does not determine the voltage transfer ratio of the 
converter. If a transformer is used, its principal function is to provide galvanic (DC) 
isolation between input and output, although turns ratio derived voltage transformation 
can reduce the voltage transient seen by the switching devices. The voltage or current 
transfer ratio is primarily controlled by adjusting the commutation duty cycle. Flyback 
converters are so1netimes referred to as boost converters, especially if they are used in 
voltage step-up applications. This term can be confusing, as it is so1netimes applied to 
other step-up designs as well. Flyback converters are typically used at power levels up 
to about 150W (Krein [9] , p.156). 
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Figure 2.2 DC-DC converter types. 
The second basic type is the forward converter (figure 2.2), in which the principal 
energy transfer from supply to load takes place while the commutating device is 
conducting. A transformer is frequently used to step the input voltage or current up or 
down by a desired amount, and to provide galvanic isolation. The turns ratio is very 
i1nportant, as it determines the approximate step-up or step-down ratio for the converter. 
Energy stored in the transformer's magnetic field is not central to the operation of the 
design, although changing 1nagnetic flux must be present for the transformer to 
function. In contrast to the flyback converter, the duty cycle of forward converter 
commutation is usually maintained at or near 50o/o. Forward converters are sometimes 
called buck converters, particularly when a switched series inductor is used to step 
voltage down. However, the term can be 1nisleading as it is used somewhat 
inconsistently in the literature. Forward converters employing bridge or push-pull 
primary drive are appropriate for high power applications up to 5,000W (Bird, King and 
Pedder [2] , p.210). 
A fundamental difference between flyback and forward converters can be found in 
their input current wavefonns. Flyback converters draw input current in linear ramps. 
This is because a constant voltage will cause inductor current to change linearly with 
ti1ne. An i1npo1iant consequence of this is that the RMS input current can never be less 
than 1.15 times the average current. (The RMS value of a 2.00Apeak triangle wave is 
1.15Anns-) Forward converters draw nearly constant current, so the average and RMS 
values will be similar. Because of this, I2R losses will be at least ( 1.15)2, or 3 3 % higher 
in a flyback converter than in a forward converter of similar power rating. (This 
advantage will be reduced or lost in forward converters employing split primary 
windings because the effective pri1nary resistance doubles while the half-winding RMS 
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current is 70.7% of the total.) In addition, current (and therefore magnetic flux) in the 
inductive component of the flyback converter is always unidirectional, whereas the 
transfonner coupled forward converter exploits the full (four quadrant) B-H curve. This 
means a forward converter will require a core cross sectional area roughly half that of a 
flyback converter of similar rating. 
The bottom line is this: The output voltage of flyback converters is easily controlled 
by adjusting the co1n1nutation duty cycle, 1naking them quite versatile. However, 
forward converters are inherently more efficient, and are therefore better suited to high 
power applications. 
Somewhere between electro1nechanical and all-electronic converters lies the 
(hypothetical) "homopolar switch" converter. This is a forward converter in which 
co1n1nutation is provided by one or more homopolar motor/ generators connected in 
series with the primary winding of a transformer. With the homopolar motor field coil 
energised, the applied DC voltage will cause the (unloaded) rotor to spin. This in tum 
generates a back EMF in opposition to the applied DC source voltage, preventing 
significant current from flowing in the primary. After the non-conducting interval, the 
ho1nopolar motor field coil is turned off. With no core flux there is no back EMF, the 
rotor acts as a short circuit, and the DC source is applied to the transformer primary. 
Following the drive pulse, the homopolar motor field is re-energised, and the 
"switch" returns to its non-conducting state. While in the conducting state (with no field 
applied) the rotor will remain in motion. The only retarding torque is friction, and 
assuming this is kept small in relation to switching frequency, the rotor speed should 
remain fairly constant. Note that in this design the homopolar machine is employed as a 
four tenninal device functionally equivalent to a relay. 
The principal advantage of the homopolar switch lies in its ability to achieve 
commutation "contact" resistances of a few micro Ohms - far lower than is possible 
with any known individual semiconductor device. It should be noted that the writer is 
unaware of a ho1nopolar machine ever having been used as a switch. Problems such as 
residual magnetism in the core would have to be overcome. However, the design was 
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excluded from further consideration primarily because prototyping costs could exceed 
those estimated for the previously mentioned homopolar motor/alternator. 
2.3 Transformer magnetics, detailed model 
An "ideal" transformer transfers electrical energy from one wire to another by means 
of a 1nagnetic field which encircles both. In operation, one wire - the primary winding -
supplies energy to the magnetic field, while one or more other wires - the secondary 
windings - remove energy from it. Energy removal may be concurrent, subsequent, or 
both, depending on the 1node of operation. Ideal transformers are lossless, have infinite 
inductance, handle DC with ease, and do not exist. However, if they did exist, they 
would demonstrate the familiar transformer relationship: 
Np/Ns = V p/Vs = I/ Ip, 
where Np and Ns are the number of primary and secondary tu111s. Real transformers 
routinely come within a few percent of achieving this relationship. 
The following "imperfections" distinguish real transformers from their ideal 
counterparts: 
* Winding resistance - The DC resistance of each transformer winding is usually 
modelled as a single resistor in series with a resistanceless winding. Its I2R heating 
results in what is called "copper" loss. 
[2-4] 
* Eddy current loss - The I2R loss associated with circulating currents induced in an 
electrically conductive core. These circulating currents are, in effect, resistively loaded 
single tu111 secondary windings, and can be represented as a single resistance referred to 
( and in parallel with) the primary. 
* Hysteresis loss - Energy lost as heat in the process of reversing magnetic domains 
within the core. It is dependent upon both core flux density and excitation frequency. 
Under defined operating conditions it can be modelled as a fixed resistor in parallel with 
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the primary. The combined effects of eddy current and hysteresis losses are tenned core 
or "iron" loss. 
* Inter-winding capacitance - The distributed capacitance which exists between all the 
windings of a transformer. They are usually treated as single capacitors linking one 
tenninal of each winding with one terminal of every other winding. 
* Intra-winding capacitance - The distributed capacitance which exists between each 
tum of a winding and all the other turns on the same winding. It is usually modelled as a 
single capacitor in parallel with the winding. 
* Magnetising inductance - The self inductance of that portion of the primary winding 
which is 1nagnetically coupled (flux linked) with other windings. It is usual to represent 
this as a separate inductor in parallel with the primary winding of an ideal transformer. 
Total pri1nary inductance is the sum of magnetising inductance and primary leakage 
inductance. 
* Magnetising current - Current which flows in the primary magnetising inductance as 
the ti1ne integral of applied voltage. It is not related to any load component of primary 
current (transferred from a secondary) which may also be present. It is responsible for 
iron loss and contributes marginally to copper loss, but is essential for transformer 
operation. 
* Leakage inductance - A distributed inductance which is not magnetically coupled 
with any other winding, as measured at the terminals of the winding. It is usually 
considered as a single inductor in series with each winding. 
* Core saturation - The condition that exists in a ferro1nagnetic material when all 
do1nains have become aligned with the applied magnetomotive force (ampere turns) , 
resulting in a permeability approaching that of free space. A saturated core effectively 
ceases to exist. 
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Taken together, these attributes suggest a model for the real, single secondary 
transformer as shown in figure 2.3. (See also: Duffin [3] , pp. 261-268 ; Flanagan [4]; and 
Section 5.2.) The following notation is used: 
Rp, Rs Primary and secondary winding resistance 
Rre Resistor representing the co1nbined effects of eddy current and hysteresis loss 
Cp, Cs Primary and secondary intra-winding capacitance 
Cps Primary to secondary inter-winding capacitance 
Lmag Magnetising inductance 
Imag Magnetising current 
Ip, Is Primary and secondary current 
L1p, Lis Primary and secondary leakage inductance 
Np, N s Primary and secondary winding turns 
V p, Vs Primary and secondary voltage 
Cps 
Ip Is 
C,_____.\.'\,•\ ,1~~·1)(50 L---------;------1-----------. 
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Figure 2.3 Transformer equivalent circuit. 
Total primary winding inductance, as seen from the input terminals (with the 
secondary disconnected), is the sum of magnetising plus primary leakage inductance: 
[2-5] 
Any flux generated by the primary which does not pass through all turns of the 
secondary contributes to primary leakage inductance. The coupling coefficient, k, 
indicates the extent to which flux links the primary and secondary windings: k = 
Lrnag!Lp, and therefore 
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L1p = ( 1-k)Lp. [2-6] 
By the same reasoning, any secondary turns which are not linked by primary flux 
contribute to secondary leakage inductance, 
Lis = (1-k)Ls, [2-7] 
where Ls is the total secondary inductance as measured at its terminals (with the primary 
disconnected). 
Many magnetics texts model the transformer as a "T" network composed of three 
inductors (Duffin [3], Hayt and Kermnerly [8]). In this model, the vertical leg is called 
mutual inductance, M, where M = kV(LpLs). While mathematically expedient, this 
n1odel has proble1ns: M does not physically exist. Also, the inductances in the 
horizontal legs can assume negative values (a physical impossibility) to accommodate 
turns ratios other than unity. The model is mentioned here for completeness, but will not 
be used. 
Switch 1node power supplies generally employ ferrite cores because they can operate 
at 1nuch higher frequencies than steel or nickel alloys. Higher frequencies permit 
smaller, cheaper cores because flux density is inversely proportional to both frequency 
and core cross sectional area. For square wave drive, 
[2-8] 
where Bmax is the maximum flux density, emax is the primary voltage, f is the drive 
frequency, and A111 is the magnetic cross sectional area. Therefore, for a given flux 
density, increased frequency permits a reduction in core cross section. Because 
transformer families have scaled standard shapes with fixed relative dimensions, this 
translates into a reduction in size. 
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But reduced size also implies a proportional increase in winding resistance, so 
primary turns must be reduced as the square root of the linear dimension ( e.g. halving 
the size implies l /"'12 turns) if copper loss is not to increase. Core loss is proportional to 
frequency, core volume, and flux density: 
[2- 9] 
where P fe is the core loss and 1111 is the magnetic path length. Therefore, for a given 
primary voltage, core loss is proportional to lrn/Np. If Np is proportional to "'1lm, then Pfe 
is also proportional to "'11111 • Clearly, a net reduction in core size is possible. 
However, with both Np and A111 decreasing, f must increase (as 1111- 2 ·5) to maintain a 
given flux density and prevent the core from being driven into saturation. The 
bandwidth of the core material therefore becomes a limiting factor in size reduction. 
Power ferrites are available with bandwidths up to about 1 MHz, permitting the use of 
drive frequencies as high as 100 kHz. Above this speed, reduced µ and Bmax present 
additional trade-offs. 
Skin effect (see Billings[ 1]) has been ignored in the preceding discussion. If the 
current penetration depth is greater than the conductor radius, skin effect will be 
minimal. However, when the conductor is large and/or the frequency is high, skin effect 
can reduce the effective conduction cross section, thereby causing resistance to increase. 
Although wire diameter will tend to decrease with a reduction in core size (as 1111°·75), the 
frequency required to prevent saturation will increase at a much greater rate. At some 
point, skin effect will begin to increase the copper loss and become an additional factor 
limiting transformer size reduction. 
Skin effect is significant in the primary winding and input conductors of the L VPC. 
However, it does not contribute appreciably to losses in the secondary winding or output 
circuitry. Refer to Section 5 .1 for details. 
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2.4 Core saturation, cause and prevention 
All ferromagnetic materials used in electromagnetic devices (including inductors, 
transformers, and n1otors) will saturate if flux density exceeds a critical value. The 
transition fro1n the unsaturated to saturated states ranges from gradual to abrupt, 
depending upon the n1aterial. In power ferrites and steel alloys intended for power 
applications, the transition tends to be smooth but fairly rapid, with full saturation being 
approached gradually beyond a pronounced knee in the graph of flux density (B) vs. 
field intensity (H). Above the knee, increases in magnetomotive force will produce 
small corresponding increases in field strength, ultimately approaching those which 
would result if the core was replaced by air. At this point, the core becomes 
magnetically useless. 
The magnetising current in an inductor (including transformer and motor windings) 
is proportional to the applied voltage and time. That is, 
[2-1 OJ 
where Lis the inductance, v(t) is the voltage waveform, and iL(O) is the initial current. 
Flux density, B, is proportional to magnetising current ( and several other physical 
parameters), so it will increase with the product of voltage and time. Flux density will 
reach the saturation li1nit whenever the corresponding volt-second product is exceeded. 
This can occur if an applied AC voltage is too high, or its frequency too low, resulting 
in excessive area under successive positive and negative half-cycles of the waveform. It 
can also occur if DC ( or an AC voltage with DC offset) is applied for too long. 
Saturation has a number of undesirable effects. The worst is possibly the sharp rise in 
current associated with falling inductance. Inductance is proportional to permeability, µ, 
which is defined as the ratio of flux density to field intensity, B/H. (H = NI/lm, where lm 
is the effective 1nagnetic path length.) As saturation approaches, B increases at a much 
slower rate than H, with the result thatµ and L decrease rapidly. From the expression 
for iL(t) given above, it can be seen that rapidly decreasing inductance implies rapidly 
increasing magnetising current, significantly higher than that which would result from 
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the volt-time product alone. The resulting current spike increases copper loss and adds 
to the voltage drop across commutation devices, both of which contribute to a reduction 
in secondary voltage. 
There is also a rough correlation between core permeability and coupling coefficient. 
As permeability falls, less flux is confined to the core, so primary to secondary flux 
linkage is reduced. For the same reason, primary and secondary leakage inductances 
(and their associated voltage drops) tend to increase (Krein [9], pp. 422 and 431). This 
effect also acts to reduce the secondary output voltage. 
"Staircase" saturation in transformers is a gradual drift towards core saturation 
resulting fro1n unequal positive or negative ampere seconds in the magnetising current. 
It is usually caused by unequal push-pull primary drive, but can also result from 
differing positive or negative ampere seconds in any component of secondary current 
not reflected back (magnetically coupled) to the primary supply. Differing positive and 
negative conduction intervals, unequal turns in split-primary windings, mismatched 
rectifier diode forward drops, and variations in winding resistance can all contribute to 
the problem. As one or more of these conditions exists in every real transformer circuit 
employing switched primary drive, the effect is always present to some degree. It can be 
a 1najor design problem. Traditional solutions include (Billings [ 1 ]): 
* Inclusion of an air gap in the magnetic path to increase the ability of the core to handle 
a DC flux component. 
* Addition of series resistance in the primary drive circuit to decrease the applied volt 
seconds at the onset of core saturation. 
* Inclusion of a capacitor in series with the drive circuit to eliminate any DC component 
in the pri1nary. 
* Active feedback derived from primary current or voltage sensors may be used to 
control ampere seconds by adjusting the ratio of positive to negative primary drive. 
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None of these solutions are completely effective; all involve significant drawbacks. 
It should be possible to i1nprove upon the active feedback technique by continuously 
measuring core flux with a Hall Effect sensor located in the 1nagnetic path. Such 
transducers have the advantage of being able to detect DC flux, and knowledge of this 
would permit continuous adjustment of the primary drive so as to actively prevent a DC 
flux i1nbalance. 
Another ( and potentially simpler) alternative would be to introduce a brief mid-cycle 
interruption to primary drive at the no1ninal core flux zero-crossing to enable any flux 
imbalance to dissipate into primary or secondary circuitry through flyback action. With 
push-pull primary drive there exists a point (nominally half way through each drive 
pulse) when core flux should be zero. However, any inequality in pri1nary or secondary 
ainpere seconds will shift this zero crossing in time. After many cycles, core saturation 
results (unless some limiting process intervenes). If the drive transistor is momentarily 
switched off 1nid-cycle (at or near the flux zero crossing), any magnetic field present 
will collapse, generating a current into the supply or load circuitry presenting the lowest 
i1npedance. This discharge of magnetic energy will always act in the direction required 
to re-zero the core flux excursion. The process repeats twice each drive cycle. 
This last technique was i1nple1nented in the initial design of the Low Voltage Power 
Conve1ier (see Section 3.7), but was subsequently abandoned due to complications 
relating to the presence of high levels of leakage inductance. 
The flux zero-crossing flyback antisaturation technique described above is believed 
to be new. No reference to it has been seen in any of the literature consulted to date. 
Although not yet evaluated in a transfonner drive circuit where the additional switch-off 
interval could be· tolerated, this novel concept should be of substantial benefit to 
designers of drive circuits for magnetic co1nponents where staircase saturation is a 
problem. The only limitation to its successful implementation appears to be related to 
leakage inductance. The time required to reverse the load component of primary current 
in the leakage inductance depends upon the ratio of the product of that current and 
inductance to the pri1nary drive voltage (see Section 5.2). If the current reversal time is 
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sn1all in comparison to the drive interval (the usual case), then the zero-crossing flyback 
technique should be successful. 
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3 L VPC Design 
3.1 Introduction 
In 1nost designs, the DC-DC conversion process involves three basic steps. The first 
is co1n1nutation; the DC input must be converted to AC. Next, the AC is transformed to 
AC at a different voltage level , with or without galvanic isolation. Finally, the 
transformed AC is rectified and filtered to produce the desired DC output. As discussed 
in Section 2.2, the two principal types of AC transformation are flyback and forward. A 
forward conversion design was chosen for the low voltage power converter because it 
offers the best possible efficiency in high power applications. 
3.2 The push-pull converter 
Forward converters fall into three main sub-types: Full ( or "H") bridge, half bridge, 
and push-pull. The full bridge type utilises four switching devices for commutation, the 
half b1idge uses two switching devices plus a series capacitor, and the push-pull uses 
two switches and a split ( centre tapped) primary transformer winding. (Krein [9] , pp. 
146-148.) The terminology is often blurred, with the two bridge types sometimes being 
given the push-pull designation also. (Push-pull refers to transformer drive in which 
primary current is actively driven in alternate directions, which is the case with all three 
types described here.) Figure 3 .1 illustrates the basic structure of the full and half bridge 
designs. The push-pull forward converter is shown on the right hand side of figure 2.2. 
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Figure 3 .1 Full bridge and half bridge forward DC-DC converters 
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For applications involving low input voltages, commutation losses assume critical 
i1nportance. In the full bridge design, input current must pass through two switching 
devices in series with the primary. Both switches incur a voltage loss. While presenting 
only one series switch, the half bridge design adds a series capacitor which also inserts a 
voltage loss. In this application, such a capacitor would need to possess hu1norous 
specifications ( e.g. C = 1 OF, ESR = 20µ0) to keep its associated voltage drop 
comparable to that across the switch. The push-pull design uses only one switch in 
series with each half primary. The trade-off is less a than optimal utilisation of primary 
core window area. However, in this case the transformer cost is about one tenth that of 
the switching transistors, so a slight increase in core dimensions is a relatively small 
price to pay in relation to the cost of halving the combined switch resistance. 
The push-pull split primary forward DC-DC converter topology appears to offer the 
1nost promise in low voltage, high power applications. With some modification, it forms 
the basis of the design implemented. 
3.3 MOSFET drive circuit and snubber 
The following circuit descriptions refer to the Low Voltage Power Converter 
sche1natic diagram which appears at the end of this section. A List of Materials for the 
L VPC is given in Appendix I. 
The first step in the conversion process is commutation. Given a target output power 
of 200W, an assumed converter efficiency of 80% at full power, and a 0.55V input from 
a parallel solar cell an·ay, an input current of 455A is to be anticipated. If this is to be 
switched with less than 10% of the input voltage lost across the switching devices, their 
co1nbined "on" resistance must be less than 120µ0. An extensive search of available 
switching devices revealed that the Philips PHP130N03T MOSFET yielded the lowest 
resistance x dollar product available at that time (27 m0$ in 1999). With an Rcts( on) of 
5m0 (typical) , 42 transistors in parallel should suffice. A contact resistance of lmO per 
transistor was then assumed, leading to the conclusion that 50 MOSFETs would be 
required to drive each half-primary. 
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It was later considered prudent to install the transistors so as to facilitate 
replacement. Individual gold plated pin sockets were used, which increased the average 
contact resistance to about 5m0 per transistor. This resulted in a total Rcts( on) plus 
Rcontact of about 200µ0 per bank. However, the copper bus bar source/drain assembly 
had already been machined, so the number of MOSFETs per bank remained at 50. 
With O > Ycts > 1 V, PHP130N03T MOSFETs have a typical input capacitance (Ciss) 
of 5500pF. Of this, about 2000pF is reverse transfer capacitance (Crss), and 3500pF is 
gate-source capacitance (Cgs). Gate-source threshold voltage (Vth) is about 3V, but a Ygs 
of 1 OV is needed to ensure minimum Rcts( on). Because in this application the voltage to 
be switched is so small, the Miller charge is only Crss x ~ V ds = 2nC per FET. However, 
the gate charge is Ciss x ~ V gs= 55nC, giving a total of 57nC x 50 = 2.85µC per bank. 
This charge 1nust be supplied by the gate drive circuit. A combined gate current of 1 OA 
could be expected to switch a transistor bank in 2.85µC/10A = 285ns. This seemed a 
reasonable target. 
Tel Com TC4422 MOSFET driver ICs should be able to supply about 7 A into OV 
with a 12V supply, but their 1.50 typical output resistance would limit average 0-1 OV 
drive current to about 3. 7 A. A complementary emitter follower (Philips BDT81 and 
BDT82 power BJTs) was used to buffer the TC4422 outputs, thereby ensuring adequate 
current throughout the gate charge/discharge interval. A 0.470 series gate resistance 
was added to limit peak current to the transistors' Ic(max) of 20A. Gate rise and fall 
times of 500ns (for a 1 OV swing) were achieved in the actual circuit, indicating an 
average gate drive current of2.85µC/0.5µs = 5.7A during the switching interval. 
Averaged over one full cycle, gate drive current is only 2.85 µC x 4 transitions x 1 kHz 
= 11.4 mA. 
The gate drive waveforms are generated by hard-wired TTL. A 74LS123 dual 
retriggerable multivibrator produces an asymmetrical 2 kHz clock with a 0.1 % duty 
cycle at "A" and "B" (figure 3.2). Flip-flop 2 of the 74LS74 divides this down to lkHz, 
and outputs a square wave and its co1nplement at "C" and "D". Although clocked, LS74 
flip-flop 1 is not used in the present drive circuit configuration. However, it is used 
when antisaturation drive is desired (Section 3. 7). The square waves are then ANDed 
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with the clock (and inverted clock) to produce 0.5µs break-before-make gaps in the 
co1nplementary drive waveforms at "E" and "F". These gaps are necessary to prevent 
simultaneous conduction in both halves of the primary, a condition which would 
effectively present a short circuit to the input. 
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The drive circuit and core flux waveforms are given in figure 3.3. Note that the time 
axis is discontinuous, pennitting details of the transition points to be shown. 
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Magnetic energy- predominantly that component stored in transformer primary 
leakage inductance - is released following each drive interval. This energy produces an 
Ldi/dt voltage spike across the switching device unless it is diverted to some other 
co1nponent. A snubber circuit is used in which fast recovery diodes D 1 and D2 divert 
switching transients to capacitors C15 and C16, where they are temporarily stored until 
being returned into the +O. 5 5V input through resistors R 7 and R8. 
In this device, transformer leakage inductance referred to the primary is about 140nH 
(see Section 5.2). With an input current of 155A, stored energy is V2LI2, or l.681nJ. At 1 
kHz, 1000 x 1.68mJ x 2 off-transitions, or 3 .36W could be released. Each l.681nJ spike 
would charge the (2 x lOµF) snubber capacitors to about 13.0V (W = V2CV2), if the 
switching interval is long enough. However, -r =~(LC)= 1.67µs, so the capacitor 
voltage can only rise by a 1naximum of about 3.9V during each 0.5µs t0 ff interval. (It 
actually rises by 5.2V, probably because charging continues beyond the t0 ff interval. See 
Section 6.2 for further discussion.) Most of the re1naining leakage current will continue 
to circulate in the primary where it will act in opposition to the next drive pulse. Except 
at very low current levels, the voltage across the snubber resistors will be greater than 
the input supply voltage. Therefore, only a portion of the stored energy will be returned 
to the +0.55V input. Most will be dissipated in the snubber resistors. 
In the absence of a snubber circuit, switching transient power would be dissipated in 
those few MOSFETs in each bank which happened to have the lowest drain to source 
breakdown voltages. While repetitive drain-source breakdown is not necessarily 
damaging to FETs, such operation is not recommended. 
3.4 Drive circuit power supply 
The following circuit descriptions refer to the Low Voltage Power Converter 
schematic diagram which appears at the end of this section. 
Power to operate the logic and MOSFET driver circuits is derived from an auxiliary 
transformer winding of 28 turns. During operation, this winding delivers a nominal 14 
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V AC square wave, which is rectified and filtered to produce unregulated 12 VDC for 
the FET drive stage. A 78L05 linear regulator is then used to establish the 5.0 VDC rail 
for the TTL waveform generator. Total power consumed by the drive circuit and its 
associated power supply is about 0.6W. Drive circuit power is linearly dependent upon 
L VPC input voltage, but independent of output load. 
Because the auxiliary winding delivers power only after operation commences, a 
start-up circuit is required. For this purpose, a small 9V battery is momentarily 
connected to the 12V supply rail to enable FET drive to commence. The supply 
beco1nes self-sustaining after the first few cycles, so the momentary contact battery 
switch (S 1) can be released. In view of the low input voltage to the L VPC, any 
automatic start-up circuit would probably need to employ either battery power or 
germanium transistors (Vbe;:::::; 0.3V). However, it was not considered necessary to 
incorporate an auto-start feature at this time. 
An "interesting" start-up problem was observed during initial prototype testing. 
When the start button was pushed, the first drive pulse would be generated as soon as 
the LS 123 commenced oscillation, which occurred when the logic supply reached about 
3.5V. The gate current associated with the first drive pulse would depress the raw 
supply voltage (then about 5.0V) which, in tum, permitted the logic rail to fall below 
3.5V. This caused the LS 123 to reset briefly until its supply again reached the minimum 
operating level. The resulting power supply oscillation caused excessive drive current to 
flow into the combined gate capacitance, which effectively clamped the 12V drive 
circuit supply rail to 5V, thereby preventing normal start-up. 
A start-up inhibit circuit was added to correct this problem. In operation, this circuit 
disconnects the 5V rail until the 12V rail filter capacitor (Cl 7) has charged to at least 
7.5V. Zener diode D12 sets this voltage in conjunction with RlO and Rl3. These two 
resistors also provide hysteresis, which is required to prevent the start-up inhibit circuit 
from oscillating. With 2.5V headroom, the linear regulator can comfortably maintain the 
5V rail until normal operation of the auxiliary secondary is established (within several 
cycles). The circuit also serves to inhibit driver operation if the 12V rail falls below 
about 6.5V for any reason. This feature prevents drive circuit supply oscillation in the 
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event of reduced input voltage (<0.3V). It will also shut down the LVPC under severe 
overload conditions. 
3.5 Transformer design 
In an ideal transfo1mer only the turns ratio is important. The actual number of turns 
is irrelevant. This is true because primary inductance is infinite, so there is no 
1nagnetising current. In a real transformer primary inductance increases, and 
1nagnetising current decreases, as the square of primary turns: 
[3-1] 
where µ is the pe1meability of the core material. Core flux density ( and therefore core 
loss) increases linearly with the volts per tum ratio (Bmax = emaxl4fNpAm) so, for a given 
pri1nary voltage and frequency, increasing primary turns will cause core loss to fall 
proportionately. For most core materials the area enclosed by the magnetisation curve, 
and therefore core loss, tends to increase rapidly as saturation approaches. For this 
reason the knee of the magnetisation curve - not the actual saturation limit - is used to 
establish the maximu1n pennissible volts per tum ratio. 
Unfo1tunately, primary resistance (and therefore copper loss) increases with the 
square of the number of pri1nary turns. This is because, for a given core, winding length 
increa es in proportion to turns while the window space available for each tum (i.e. the 
wire cro sectional area) decreases. The transformer will be most efficient when the 
um of copper and core losses is minimised, and this condition often occurs when these 
lo e are nearly equal. 
Tran former design is usually an iterative process. There are so many interdependent 
et different! weighted variables that an optimal design based on their simultaneous 
solution i often impractical. Therefore, the first step is to reduce the number of 
variable b making a few assumptions. 
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Assumption 1: Each half of the split primary winding will consist of a single tum. 
This assumption is dictated by the fact that any primary designed to carry 450A is 
going to have a large cross section, and will very likely have to be machined from solid 
copper. Also, while fractional turns ( e.g. 2.5) are technically possible (with an EI or EE 
core), they are significantly longer than their closest integral counterparts because turns 
are applied to the outside legs. They will therefore present significantly more resistance. 
Assumption 2: A standard, off-the-shelf EE core in power ferrite will be used. 
As the L VPC is a switch-mode power supply, it was assumed the general rule that 
"faster is better" would apply (see below), and that power ferrite was therefore an 
appropriate choice for the core material. This assumption later proved to be partly 
incorrect, but because the prototype design was based upon a ferrite core, this will be 
considered first. 
For a given power level, larger cores tend to be more efficient than smaller ones. 
This is because windings can be thicker and flux levels lower, so both copper and core 
losses reduce as size increases. Of course, larger cores are more expensive. But in this 
design the cost of the largest readily available core set and winding bobbin (about 
$15.00) was negligible compared with the cost of MOSFETS ($547.00) and other 
components. An E65/32/27 core set was selected. Samples were ordered in Philips 3C90 
and N eosid F5 1naterials, both of which have similar specifications. 
Assumption 3: A nominal output of 25VDC at 8ADC (200W) is appropriate. 
Choice of output voltage is relatively unimportant. The intent of the design is to 
establish the practicality of constructing an efficient DC-DC converter for use at very 
low input voltages. Except at very high voltages (where thick insulation displaces 
copper cross section in the window), transformer efficiency is almost independent of 
voltage. 25V is a good compromise between electrical safety and convenience, and 
many DC/ AC inverters operate with this voltage as a nomi~al input. Also, fixed losses 
associated with rectifier diode forward drops are less significant at 25VDC than they 
would be at a lower voltage. 
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With these three assumptions made, transformer design is straightforward. It should 
be noted that magnetics calculations may be carried out in either the mks system, in 
which B, H and <D carry the units Tesla, Ampere turns/metre and Weber, or in the cgs 
system, where the same parameters are measured in Gauss, Oersteds and Maxwells. The 
mks system is gradually displacing cgs in the literature, and will be used here (with the 
exception of s1nall linear dimensions, where metres can be cumbersome). In the 
discussion which follows, reference will be made to the core's mechanical and magnetic 
parameters as set forth below. 
E65/27 /32 core set design parameters: 
Magnetic path length (effective) le 14.7 cm 
Magnetic cross section (effective) Ae 5.35 cm 2 
Permeability (effective) µe 2.0mH/m 
Bobbin winding window area Aw 3.92 cm 2 
Length of tum (mean) lT 15.1 cm 
Because primary and secondary windings carry equal ampere turns, core losses are 
usually 1ninimised by assigning half the winding window area to the primary, and half 
to all the secondaries. (This is not strictly true when a split primary is combined with an 
un-split secondary, but the difference is negligible. The proof is tedious and 
uninformative.) The coil former (bobbin) window comprises two sections separated by a 
partition, each 1neasuring 1.92 cm wide by 1.0 cm deep. Allowing for 0.06 cm 
insulation (air and epoxy) between them, both split primary turns should be able to have 
rectangular cross sections of 0.93 x 1.0 cm, and a length of 15.1 cm. Each half-primary 
willhavea DCresistanceofplT/A=(l.73 x 10-6)(15.1)/(0.93)=28.1 µO. Skin effect 
(see Section 5 .1) will cause the effective resistance to be somewhat higher, but it still 
compares favourably with the as-designed switch resistance of 120µ0. 
If the LVPC is to operate with a nominal input of 0.55 VDC, and if 455A x 120µ0 = 
0.055 V will be lost in switching, the primary should see about 0.495 VDC. However, 
with 455A x 28.1 µQ = 0.013 V lost across the primary resistance, the effective primary 
voltage is only 0.482 V. The secondary must supply enough voltage to forward bias the 
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MBR6045 Schottky diode bridge rectifier (Vf = 0.50 x 2 at Ir= 8A) plus its own 
winding resistance, and still supply a nominal 25VDC at full load. 
Primary lpRp drop is about 2.6% of the applied voltage. If it is assumed that the 
secondary will experience the same percentage voltage drop as the primary ( a 
reasonable first-pass approximation), then about (25.00 + 1.00) x 2.6% = 0.68 V will be 
lost. Therefore, the secondary should have sufficient turns to produce 26.68V, or Ns = 
26.68/0.482 = 55.4 turns. As fractional turns are impractical, Ns should be 56 turns. 
The window area available for the secondary also measures 1.92 x 1.00 cm. To 
achieve maximum fill factor, layer winding should be employed. Consideration of the 
available dimensions leads to the conclusion that 6 x 11 tum layers results in the largest 
possible wire diameter consistent with the requirement for 56 turns. The resulting 
optimum wire diameter is 1.66 mm; the closest standard wire size is 1.5 mm. Even with 
1.5 mm wire, insulation thickness, layering imperfections, and the fact that the last tum 
on each layer is also the first tum on the next combine to limit the actual number of 
turns per layer achievable in practice to 10. Although the design called for 56 turns, 58 
turns were actually applied because space was available. This was done under the 
assumption that removing unwanted turns would be much easier then adding them later 
if modification proved necessary. 
The secondary will have a DC resistance of plTN/ A= 
(1. 73 x 10- 6)(15 .1)(58)/(0.0177) = 85 .6m0. Skin effect should not be significant with 
wire of this diameter. Note that 8A x 85.6mQ = 0.68V, or about 2.4°/o of the nominal 
full load secondary voltage of 0.482 x 58 = 27.96V. The assumption concerning voltage 
drops of similar percentages in the primary and secondary was justified. The fill factor 
is (0.01 77 x 58)/1 .92 = 53.5%, which is normal for layer winding. 
Con erter performance can be estimated by substituting values for Rp, Np, s, and Rs 
into the transformer model given in Section 2.3. AC parameters and core loss may be 
ignored at this stage. Considering only DC losses, (Vin - IpR:is - IµRcontact - IpRp)(Ns/Np) 
= out + 2Vf + IsRs and Ip= CNs p)I5 • 
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If Vin = 0.55V, Rcts(on) = 100µ0 , Rcontact = 20µ0 (the pre-socket value) , and Rp, Ns, 
Np, Vf and Rs are as stated above, then Yout = 30.9 - 0.5838Is. For Pout= Youtls = 200W, 
Yout = 26.49V and Is= lout= 7.55A. tn =Ip= 58Is = 437.9A, so Pin= 240.8W. Therefore 
conve1ier efficiency, ri = 83 .0%. Transformer copper losses will be Ip 2Rp + I/ Rs = 
5.39W + 4.88W, or about 5% of output power, giving a transformer efficiency 
( discounting core losses) of about 95°/o. 
As mentioned above, the addition of MOSFET sockets caused Rcontact to increase to 
100µ0. The result of this change is that Yout = 23.70V, lout= 8.44A, and ll = 74.3% if a 
200W output is to be maintained. A more accurate AC evaluation using the full circuit 
model will give somewhat more pessimistic results (see Section 6.2), however the turns 
ratio and copper loss appear to be satisfactory. 
Operating frequency must be determined by evaluating conflicting trade-offs. Higher 
frequencies involve higher switching losses. Because a fixed interval is required to 
reverse current in the leakage inductance, higher frequencies also reduce the effective 
d1ive duty cycle, thereby increasing RMS current ( and copper losses) in the windings. 
Core loss is proportional to both drive frequency and Bmax, but as Bmax is proportional to 
1/f, drive frequency does not significantly affect core loss unless Bmax is pushed beyond 
the knee of the magnetisation curve. For the ferrites considered here, the magnetisation 
curve begins to bend noticeably at about 350mT, and inputs up to 0.67V are possible 
(see Section 2.1). With Bmax = emaxl4fNpAe = 0.67/4f(5.35 x 10-4) , £nin = 895Hz. 
A preconception that a good starting point for ferrite core drive is a frequency just 
above the audible range gave 25kHz as the initial selection. However, dismal 
preli1ninary test results quickly led to this being reduced, first to 2.5kHz, and then to 
1.0kHz. Incipient core saturation due to drive pulse imbalance or unequal primary 
coupling has fixed 1.0kHz as the lower practical limit with this core (see Section 5.3). 
At this frequency, and with VP = 0.50V, Bmax is nominally 234mT. 
The data sheet for the Philips E65/32/27 in 3C90 material lists core loss as 9 .1 W at 
25kHz and 200mT. The data sheet for the Siemens E65/32/27 in N27 material (a power 
ferrite similar to Neosid F5) gives a value of 14.6W under the same conditions. With 
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core loss proportional to drive frequency and flux density, at lkHz and 234mT it should 
be about 426mW for 3C90 and 683mW forN27/F5. Therefore, if VP= 0.5V, then Rfe 
will be 587m0 and 366m0 for the two materials, or 477m0 average. However, at about 
0.3o/o of maximum output power, core loss is nearly 20 times less than copper loss, and 
therefore practically insignificant. 
Transfonner pri1nary magnetising inductance, Lmag = µeN/ Aefle, or 7.28µH for the 
transformer as wound. Measurements made on the N eosid core using a Marconi 
TF1313A impedance bridge confirmed primary inductance as 7.3µH (Q = 0.80) at lkHz 
and 7.2µH (Q = 0.70) at lOkHz. Secondary inductance measured 28.SmH (Q = 34) at 
lkHz, which is reasonably close to the expected 582Lµ. Core bandwidth was measured 
with Np= Ns = 9, Vµ = 2.50Vpeak (sinusoid), Rsource = 330, and R1oa<l = 1000. Under 
these conditions fc = 1.2MHz, where Vs = 2.51"'12 V peak at an angle of -50°. Vs rolled off 
smoothly with increasing frequency. 
3.6 Leakage inductance minimisation 
As stated previously, transfonner leakage inductance is a distributed inductance in a 
winding which is not magnetically coupled with any other winding. Although not part 
of the transfonner, any uncoupled inductance in series with a transformer winding adds 
to the effective leakage inductance. For this reason, inductance associated with the 
wiring to and from a transformer should also be minimised. 
Leakage inductance is a problem for several reasons. First, the L1di/dt voltage 
developed across it always acts to oppose the voltage applied to or developed by a 
winding, thereby reducing the effective turns ratio. Also, a finite amount of time is 
required twice per cycle for load current to reverse in the leakage inductance. To 
maintain the same average current, the RMS current must increase as the reciprocal of 
the square root of the duty cycle. (e.g. For the same Iavg, D = 0.9 => I'nns = Inns / 0.9.) 
Finally, energy stored in primary leakage inductance is released into the drive circuit at 
switch-off, where it is dissipated as heat unless energy recovery measures are in place. 
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Because of the high di/dt's associated with switching large currents, the LVPC is 
particularly vulnerable to the adverse effects of leakage inductance. This fact was only 
vaguely appreciated during the early design stages, but it has become by far the most 
troublesome obstacle to attaining the desired performance. 
Current is supplied to each half-primary through copper bars machined fro1n the 
saine piece of copper as the winding itself. These bars are parallel and closely spaced, 
so that flux generated by each will partially link with and, because the currents are equal 
and opposite, partially cancel the flux from the other. One bar carries input current from 
the positive supply to the transformer. The other connects to the drains of the 50 
MOSFETs which drive the associated half-primary. The sources of these MOSFETs 
connect to a third copper bar which parallels the others and forms the negative return for 
the circuit. The length of the bars is about 270mm, corresponding to fifty T0-220 
transistor packages 1nounted at 5mm spacing. 
The L VPC draws discontinuous current, primarily because of the dip produced 
during the time required to reverse load current in the leakage inductance. Under these 
conditions, cable inductance produces undesirable Ldi/dt voltage spikes at the L VPC 
input, despite its being filtered by 3 x 4.7mF low ESR capacitors. For this reason, it was 
also necessary to reduce the inductance associated with the cables supplying current to 
the conve1ier. Parallel cabling was impractical, so shortening the battery/regulator/ 
L VPC loop to around 850mm was the best that could be achieved. 
3. 7 Antisaturation feature 
The LVPC design initially incorporated a feature intended to prevent core saturation 
(see Section 2.4). With the fundamental drive frequency set at 2.5kHz, the MOSFETs 
were switched off midway through each 195µs on-interval to permit any flux imbalance 
to dissipate into primary and/or secondary circuitry through flyback action. This was 
achieved by running the 74LS 123 multivibrator at 10 kHz, with a 4.5% duty cycle at 
"A" and "B" (figure 3.4). 
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Two cascaded 74LS74 flip-flops were used to divide this down to 2.5kHz, outputting 
a square wave and its inverse at "C" and "D". The square waves were then ANDed with 
the clock (and inverted clock) to produce 4.5µs break-before-make gaps and 4.5µs mid-
pulse gaps in the complementary drive waveforms at "E" and "F". These waveforms are 
shown in figure 3.5 , together with the plot of expected core flux vs. time. 
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Apart from the extra divide-by-two stage and the change in timing capacitors, the 
antisaturation drive circuit is otherwise identical to the waveform generator currently in 
use (Section 3.3). 
Except at very low input current levels, leakage inductance prevents load current 
fro1n resuming its former value until well after the mid-pulse gap. This gives rise to the 
same reduced drive duty cycle that would have resulted from switching at 5kHz without 
the gaps. As the leakage inductance induced load current re-start time approaches the 
effective 95µs drive pulse width, output voltage falls away dramatically, limiting output 
power to about 25W. This process was exacerbated by the capacitor output filter in use 
at the time (see Section 3.8). However, it should be noted that no evidence of core 
saturation ( e.g. trailing edge droop on alternate drive pulses) was observed. Following 
these initial tests, the antisaturation drive gap was removed. 
3.8 Inductive output clamp and filter 
The L VPC was originally intended to operate into a capacitive output filter. This 
arrangement is quite common in DC-DC converters generally, but inappropriate in this 
case. The reason is leakage inductance. 
In the absence of leakage inductance, the secondary output circuit is effectively a 
diode bridge in series with the parallel combination of a resistor (representing the output 
load) and a 4, 700µF filter capacitor. Under "steady state" (mid drive pulse) conditions, 
the resistor determines the secondary current, and therefore the load component of 
primary current (that portion exclusive of ImaJ · The load voltage is held nearly constant 
by the filter capacitor which appears to the primary (with N/ Np = 58) as 0.004 7 x 582 = 
l 5.8F charged to 0.5V in series with an ideal diode. In effect, the diode bridge and filter 
capacitor look like back-to-back ideal 0.5V zener diodes, as viewed from the primary. If 
the filter capacitor discharges slightly - as it does during drive reversal - large primary 
current flo w until the capacitor recharges to 58V P volts, after which the primary current 
returns to 58I1oad amps. When primary drive reverses, reflected load current simply 
tran fers to the other half-primary and all is well. 
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However, with pri1nary and secondary leakage inductance present, all is not well. 
This inductance is effectively inserted between the input and the output, so that when 
primary drive reverses, primary and secondary current cannot change unless a voltage is 
developed across both leakage inductances. But this cannot occur as long as the filter 
capacitor re1nains charged to 58V p, because this appears as 0.5V at the primary. The 
filter capacitor alone must then supply the load, and as it does its voltage falls, creating 
the drop needed to reverse current in the leakage inductance. The higher the load 
current, the more the capacitor must discharge to reverse bias the leakage inductance 
sufficiently to bring about current reversal, and the longer the process takes. Average 
output voltage falls, and efficiency suffers. 
Re1noving the output filter capacitor helps. This allows current to reverse in the 
leakage inductance with a time constant approximated by (582L1p + L1s)/R1oad· The price 
for this is excessive output ripple. 
A better solution is to use an inductive output filter in place of the capacitor. With 
this arrange1nent, the filter inductor keeps load current circulating through the diode 
bridge whenever secondary current is insufficient, such as during drive reversal. Under 
these conditions, all four bridge diodes beco1ne forward biased, which clamps the 
voltage at the bridge input (and therefore Vs) to zero. With Vs effectively shorted, the 
full input voltage is applied across the leakage inductance, so current can reverse and 
return to steady state levels in the mini1num possible time. In fact, measuring the 
resulting clamp interval, tc1amp, is a convenient means of estimating total leakage 
inductance (see Section 5.2). As soon as secondary current reaches the level flowing in 
the inductor, the bridge unclamps (normal two diode operation resumes) , and the 
secondary begins to support the load current. 
The output filter inductor should be large enough to maintain load current during the 
longest foreseeable reversal interval - about 1 OOµs. It must also be able to handle 8ADC 
load current without saturating. If Vout is to drop by no more than 10% ( e.g. from 25.0 to 
22.5V) into a 3Q load, then 22.5 = 25 exp(-100 x 10- 6 x 3/L), and L = 2.85mH. A spare 
E65/32/27 core just happened to be available, so it was used. Brnax was taken as (a 
probably rather conservative) 300mT. 
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At this point a slight digression is required. During the clamp interval, the output 
filter indictor supports the load current, and Y out falls (if the load is resistive). After the 
clainp interval, the transformer secondary both supports the load and restores current to 
the output inductor. Your rises during this part of the cycle. Because the average voltage 
across an (ideal) inductor must be zero, Yout must be the average voltage at the output of 
the bridge rectifier: V5 x (0.5ms - tc1amp)/0.5ms. The output filter inductor behaves like a 
transfonner with an effective turns ratio determined by the clamp interval. (See also 
Section 6.2.) It should be noted that the voltage drop across the inductor does not imply 
a power loss, apart from that imposed by the non-ideal factors of copper and core loss. 
For this core, L = µeN2AJ le = µeN2(5.35 x 10-4)/0.147 = 2.85mH. Also, Bmax = 
µeNille = µeN x 8/0.147 = 300mT. Simultaneous solution gives N = 142 and µe = 3.88 x 
10- 5. Because the 1naterial permeability, µi = 2.0 mH/m, an air (or plastic) gap between 
the core halves will be required. The magnetic circuit can be expressed as 
[3-2] 
where le is the total effective magnetic path length, µe is the effective ( overall) 
permeability, lm is length of the magnetic path in the ferrite, µi is permeability of the 
ferrite, lg is the (total) length of the air gap, and µ0 is the permeability in the gap. 
Assuming lg will be relatively small, le;:::; lm, and 0.14 7 /(3 .88 x 10- 5) = 0.14 7 /0.002 + 
lg/( 4n x 10- 7). Therefore, lg= 4.67mm. Because the EE core sections are to be spaced 
apart, each line of flux must pass through two gaps, so a non-ferromagnetic spacer of 
2.33mm thickness would be required. 
With 142 turns, the largest wire which will fit the bobbin is 1.25mm. The resistance 
of 142 turns of 1.25mm diameter wire would be (1.73 x 10-6)(142)(15.1)/(0.0123) = 
302m0, which would drop 2.42V and dissipate 19.33W at 8A. As this represents an 
additional 9. 7o/o power loss, it was decided that fewer turns should be used. If the above 
calculations are repeated with the assumption that a 20% voltage drop in Y out can be 
tolerated, L = 1.34mH, N = 67, and lg= 2.15mm. The resistance of 67 turns of 1.5mm 
wire should be 99m0, giving a more reasonable power loss of 6.34W. 
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Upon winding the coil, it was discovered that 68 turns in three layers was a good, 
tight fit. This is an advantage mechanically, as it helps to hold the turns in place. The 
increase to 68 turns called for an lg of2.19mm, requiring a 1.09mm spacer. Two 
thicknesses of plastic were used. As wound, the coil specifications are L = 1.9 lmH, Q = 
97, and R = 1241nO. The increase in inductance probably indicates that µi is actually 
higher than 2.01nH/m (the expected variation would be about ±25%), or that the spacers 
may have co1npressed somewhat after assembly. However, the extra inductance is 
welcome in this application. 
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4 DC Power Supply Design 
4.1 Introduction 
The L VPC is designed to operate from a parallel array of silicon photovoltaic cells 
with a co1nbined output of about 450A at 0.5 to 0.6VDC. However, because such an 
array would be of no practical use without a suitable power converter, none exists ( at 
least not within the FEIT Department of Engineering). A power source with the above 
specifications would therefore be required during the development of the L VPC. A 
com1nercial DC power supply, if available, would have been prohibitively expensive, so 
a 500A, low voltage regulated DC power supply was designed and constructed as part 
of this project. 
4.2 Fast settling, high current linear regulator 
The following circuit descriptions refer to the 500A DC Power Supply schematic 
diagrain which appears at the end of this section. A complete List of Materials for this 
power supply is given in Appendix II. 
Because this DC supply was intended for a single purpose of limited duration, cost 
rather than electrical efficiency was considered the primary concern. For this reason, the 
design was based on a linear regulator operating from a pair of 2V lead-acid batteries 
with a parallel capacity of 1200 ampere hours. (As a point of interest, 2.4 kWhr of lead 
weighs 7 0kg.) 
The design incorporates a series-pass regulator comprising four 250A SGS-Thomson 
STE250N06 power MOSFETs (Ql - 4) in semi-parallel source follower configuration. 
Each FET operates within its own moderate gain, high bandwidth local feedback loop. 
The four FET outputs are then summed to form a common supply bus, the voltage of 
which is regulated by 1neans of an outer control loop which provides a reference voltage 
to the individual FET drivers. In this way, recovery from short duration transients can 
be very rapid, without the need for high gain bandwidth product (with its attendant 
stability problems) in the main voltage feedback loop. 
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Battery voltage is applied directly to the common drains of the power MOSFETs, 
while the re111ainder of the control circuitry operates from separate ± l 2VDC supplies. 
The source voltage of each MOSFET is compared with reference level Yref· The 
difference is then amplified by a Harris HA-2842 high bandwidth, high current op-amp 
and applied to the associated FET gate. In this way, the source voltages of all four FETs 
remain nearly equal, despite variations in their individual gate-source voltage 
requirements. The output currents from the four sources are then combined by means of 
0.5111.0. source resistors (Rl - R4). These are constructed from 0.9 x 12.5 x 326mm 
folded copper ribbon and are designed to dissipate up to 1 OW each. The 100.0. gate 
resistors (Rl3 - Rl6) act in combination with Crss to preserve stability by rolling off 
loop gain above 1.6 MHz, while the 22nF gate-source shunt capacitors (Cl - C4) limit 
control loop overshoot which can result from positive voltage spikes on the output. 
Current from the source resistors is summed at the common output point, V out· 
Output voltage is used to establish the FET controller reference level, Vref, through 
feedback provided by an LM-741 op-amp. Bandwidth of this outer control loop is 
limited to about 16kHz by a lnF capacitor (C24) in parallel with the lOk.O. feedback 
resistor (R 19) at the LM-741 output. Output voltage can be adjusted over a range of 
about Oto 1 V by means of a potentiometer (R23) connected to the non-inverting input 
of the LM-741. 
The output impedance of the individual MOSFET stages will be the sum of source 
impedance plus source series resistance. Effective source impedance is 1/(gfs x gate 
feedback gain), or about 0.5m.O.. Therefore, each FET stage appears as l.OmO with 
respect to Yref· The overall output impedance of the power supply should be the parallel 
i111pedance of the four MOSFET stages (250µ0 ) divided by the gain of the outer control 
loop (10), or about 25µ0. However, the effective output impedance will be much 
greater due to conductor and connection resistance. 
Response time of the completed power supply was tested by injecting a ±50mA, 7ns 
rise time current square wave at the output. With Yout set at 0.50VDC, output 
deflections of ±500m V were induced. Settling times were: within ±50m V ( 10%) in 
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70ns, within ±25mV (5%) in 200ns, and within ±l01nV (2%) in 300ns. With the 
substitution of a ±50mA sinusoidal current, the output remained within ±25m V at 
600kHz. 
4.3 Parasitic inductance 
The physical dimensions of the battery, power supply and converter require that 
significant lengths of copper be used to interconnect them. Flat copper strips of 27mm2 
cross section are used for most conductors. The total length of the shortest achievable 
current loop is about 850mm which, if perfectly circular, would be expected contribute 
an inductance of about 450nH. 
Power supply conductor loop inductance resists rapid changes in power supply 
current, giving rise to voltage transients similar to those produced by transformer 
leakage inductance, but larger. Paralleling conductors carrying opposing currents would 
have helped, but was not practical given the distributed arrangement and large physical 
size of the components. The best solution was to place three large, low ESR capacitors 
( 4,700µF , l 5m0) across the LVPC input. These act to absorb transient energy spikes 
during L VPC off intervals, thereby keeping the supply voltage relatively constant. 
However, sho1i duration (0.5µs) voltage transients of up to + 13V are observed across 
these input capacitors. Other arrangements were tested (additional capacitors, Schottky 
diode clamps, balancing inductors, etc.) , but any possible improvements were negated 
by the additional inductance present in the interconnecting wires. Longitudinal potential 
gradients of 1 V /cm were routinely observed along conductors, consistent with a di/dt of 
1 OOA/µs in 1 OnH/cm wire inductance. 
4.4 Thermal management 
At maximum design output, the regulator will drop about 1.4V at 500A. Therefore 
700W must be removed, principally from the MOSFETS. Rds(on) is about 16.7µQ/°K at 
the junctions of each of the four FETs, or effectively 4.2µQ/°K for the parallel 
combination. Regulation will be lost if IdsRds( on) exceeds about 1 V, but this should not 
occur if junction temperature remains below a conservative 125°C. With a parallel 
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junction-to-case thermal resistance of 0.08°C/W, the case te1nperature should not be 
permitted to exceed 69°C. Roo1n air temperatures of up to 35°C are not unco1n1non, so a 
case to ambient thermal resistance of 0.05°C/W would have been required. Such a low 
thennal resistance is impractical in air. However, at the C/2.4 rate the battery can only 
re1nain above 1.8V for about 20 minutes, so a total of about 700W x 1200s = 840kJ 
must be removed. This can be accomplished by melting 2.5kg of ice. An open topped 
box of 6 litre capacity was constructed using 10mm aluminium plate, with the four 
power MOSFETs mounted directly to one side. While a 1nix of 3kg crushed ice and 2 
litres of water should 1naintain the box temperature near 0°C for 20 minutes, cold water 
alone was used successfully for most test runs. 
The co1npleted power supply has been in operation for two years, routinely 
delivering currents of up to 300A. On one occasion the output was inadvertently sho1i 
circuited, with an estimated 2000A flowing for about 10 seconds. No damage resulted, 
although the magnetic field created was observed to deflect the beam off screen on a 
nearby oscilloscope. 
4.5 Photovoltaic array equivalence 
Below about 1.6kHz, the 500A DCPS can be approximated by an ideal voltage 
source in series with a resistor. This supply has a theoretical output impedance of 25µ.0 
(see Section 4.2), but 850mm of 27m1n2 copper is required to connect it to the LVPC. 
Of this, about 300mm is outside the voltage-sense feedback loop. Therefore, an 
interconnection resistance of 192µ.0 must be added to the output impedance, giving a 
0.217m.O total. While this means the supply will be a bit "spongy" at 500A, the resistive 
voltage drop at 131A (where the LVPC output is 54W) is only 28mV, or 5o/o of0.55V. 
A parallel solar array can be 1nodelled as a current source in parallel with a forward 
biased diode junction, so at first glance it may seem that the wrong design was chosen 
for the power supply. However, inspection of Table 2.1 reveals that Y out remains 
between 0.68V and 0.50V as l out is increased from zero to 0.69A/cm2, or 98.6% of the 
short circuit output current. If l out is increased from 0.69 to 0.70A/cm2 the voltage 
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collapses towards zero and the cell begins to approximate a current source, but for most 
of the region of interest a voltage source is the better approximation. 
From Section 2.1, the expression for the V /I curve of a 1 cm2 solar cell operating 
under 20 suns is 
vf = (nkT/q) ln(Ir/Io) = 0.0287 ln(Ir/3.591 x 10- 11). [ 4- 1] 
About 730cm2 would be required for a 250W parallel solar array, so its V/I curve would 
be described by Vf= 0.0287 ln(Ir/2.621 x 10-8). However, the slope of the V/I curve is 
0.0287/lf, irrespective of cell area. For best efficiency, Yout = 0.55V, which places Vf at 
about 0.60V (Table 2.1). At this voltage, If= 0.043A/cm2, or 31.4A for a 730cm2 
parallel array. Therefore, cell output impedance, dVr/dlf, will be 0.0287/31.4, or 0.914 
1nO at this operating point. Of course, the impedance will change as one moves along 
the V/I curve, beco1ning 0.226m0 at Vf = 0.64V and 3.676m0 at Vf = 0.56V, 
con·esponding with array outputs of about 0.60V and 0.50V, respectively. Finger 
resistance would be expected to contribute an additional 0.1 mO to these impedance 
values. Estimated performance curves for a 730cm2 cell are given in figure 4.1. 
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Figure 4.1 Characteristics of a 730cm2 cell at 20 suns. 
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Because of its relatively high output impedance, the solar array is a poor voltage 
source. This is particularly true on the constant current side of the power curve. The 
LVPC output is unregulated, so its output V/I curve will have the same basic shape as 
that of the solar array, but scaled by the effective turns ratio. If the converter is loaded 
too far beyond the knee of the V/I curve (i.e. Vin< 0.3V), primary drive circuit voltage 
will fall to the point where operation ceases. Circuitry could be added to delay this by 
reducing converter output voltage by the amount required to keep Vin from falling 
below 0.50V. 
It would also be relatively simple to regulate the L VPC output by means of primary 
drive duty cycle control, but regulation would only serve to accelerate the collapse of 
Vout as Vin slid down the current source side of the array power curve. (Any form of 
switching regulation would also decrease efficiency by increasing RMS current. Linear 
regulation would be even worse.) In the end, no amount of clever circuitry can change 
the fact that the array cannot deliver more than its maximum power. 
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5 Results 
5.1 L VPC operating characteristics 
The L VPC was originally intended to operate at an output power of 200W with an 
efficiency of 80°/o . This was not achieved. There are many reasons for this, the most 
important being a failure to anticipate the detrimental effects of stray and leakage 
inductance, and the consequent inappropriate selection of transformer core material ( see 
Sections 3.5 and 7.3). However, respectable efficiency (~75%) was achieved at output 
power levels up to about SOW, and a peak efficiency of 88% was recorded at 20W. 
Although the converter was not specifically designed to operate with inputs below about 
0.5V, the device continues to function at voltages as low as 0.3V. Still lower inputs 
would probably be practical if the auxiliary transformer winding was provided with the 
extra turns needed to maintain the drive circuit power supply. 
Table 5.1 summarizes the test results for the Low Voltage Power Converter, while 
figure 5.1 shows how output power, efficiency and output voltage vary with input 
power at a fixed input of 0.55V. Test conditions were as follows: 
Transfonner core Philips 3C90 
Output inductor core Neosid F5 
Load resistance Iskra 2.5A potentiometer (105.Q > Rout > 30.0.Q) 
Fixed lOOW power resistors (20.0.Q > Rout > 3.9.Q) 
Power source 
Interconnections 
Test equip1nent 
500A DC power supply (2V battery with water cooled 
adjustable linear regulator) 
Battery to L VPC and Battery to DCPS freshly cleaned 
Fluke 87 DMM (voltage and resistance measurements) 
Good Will GW03 7 current clamp ( current measurements) 
Tektronix 2232 oscilloscope (time measurements) 
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Table 5.1 LVPC Test results. 
Vin, V Jin , A Pin, W Vout, V Rout, 0 lout, A Pout, W Eff'y, % tc1 , µs tc2, µs (li-2)/lo 
0.50 16.9 8.5 27.5 105 0.26 7.2 84.7 4.0 4.5 57 .2 
0.55 18.6 10.2 30.4 105 0.29 8.8 85.4 4.0 4.5 57.6 
0.60 20.3 12.2 33.1 105 0.31 10.4 85.4 4.0 4.5 58.2 
0.50 32.3 16.2 26.6 49.9 0.53 14.2 87.5 8.5 9.0 56.9 
0.55 35.7 19.7 29.3 49.8 0.59 17.3 87.9 8.5 9.0 57.2 
0.60 39.0 23.5 32.1 49.8 0.64 20.7 88.2 8.0 8.5 57.4 
0.50 50.0 25.1 25.6 30.1 0.85 21.8 86.7 13.0 14.0 56.4 
0.55 55.1 30.3 28.1 30.0 0.94 26.4 87.0 13.0 14.0 56.6 
0.60 59.9 35.9 30.7 30.0 1.02 31.5 87.5 13.0 14.0 56.5 
0.50 70.2 35.2 24.3 20.2 1.20 29.2 83.1 19.0 20.5 56.7 
0.55 77.6 42.8 26.8 20.2 1.33 35.6 83.3 18.5 20.5 56.9 
0.60 84.6 50.8 29.2 20.2 1.45 42.3 83.4 18.5 20.5 57.1 
0.50 95 47.4 22.7 14.0 1.62 36.7 77.4 26.0 29.0 57.4 
0.55 105 57.6 25.0 14.0 1.79 44.8 77.6 26.0 29.0 57.6 
0.60 114 68.5 27.3 14.0 1.95 53.3 77.8 25.5 29.0 57.6 
0.50 118 59.0 21.1 10.1 2.09 44.2 74.9 33.0 37.0 55.6 
0.55 131 72.1 23.4 10.1 2.31 54.1 75.1 33.0 37.0 55.8 
0.60 143 86.0 25.5 10.1 2.53 64.5 75.1 33.0 37.0 55.9 
0.50 153 76.8 19.1 7.0 2.72 51.8 67.5 45.0 50.0 55.6 
0.55 169 93.1 21 .0 7.0 3.00 62.9 67.5 45.0 50.0 55.7 
0.60 185 111.0 22.9 7.0 3.27 75.0 67.6 45.0 50.0 55.9 
0.50 181 90.6 17.1 5.3 3.23 55.4 61.1 56.0 64.0 55.4 
0.55 200 109.9 18.9 5.3 3.57 67.4 61.3 56.0 64.0 55.4 
0.60 219 131 .1 20 .6 5.3 3.89 80.2 61.2 57.0 64.0 55.6 
0.50 201 100.7 15.7 4.4 3.57 55.9 55.6 68.0 78.0 55 .8 
0.55 222 122.1 17.3 4.4 3.93 67.9 55.6 68.0 78.0 56 .0 
0.60 242 145.2 18.9 4.4 4.29 81.1 55.9 70.0 78.0 55.9 
0.50 218 109.2 14.5 3.9 3.73 54.1 49.6 82.0 92.0 58 .0 
0.55 241 132.3 16.0 3.9 4.10 65.6 49.6 82 .0 92 .0 58.3 
0.60 265 159.3 17.5 3.9 4.48 78.4 49.2 83.0 92.0 58.6 
Notes 
1. Vin, Iin, Yout, Rout, tel and te2 are measured values. All other values are calculated from these. 
2. DMM probe resistance of 0.20 has been subtracted from all Rout values. ( e.g. 10.1 Q 
indicates an initial reading of 10.30.) 
3. tel and te2 (tetampt and te1amp2) are the intervals during which the output bridge clamps the 
transformer secondary to zero volts. 
4. (Ii-2) is Iin minus the approximate load-independent current used by the transformer core and 
FET drive circuit. (Ii-2)/Io therefore approximates the effective input to output current 
transfer ratio of the L VPC. 
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Figure 5.1 Variation of LVPC output power, efficiency and voltage with input power. 
Inspection of Table 5.1 and figure 5.1 suggests that an output of 60 or 65W may be 
the practical upper limit for the L VPC. Beyond this point, output power does not 
increase significantly with increasing load. An even lower limit would apply at an input 
of 0.5V. Because this is well below the design limit of 200W, all sources of loss were 
carefully examined to determine the cause of the unexpected result. Operating 
conditions of Pout= 54.07W with Vin= 0.550V were selected for this evaluation. At this 
operating point, Pin= 72.05W, so 17.98W is lost within the converter. Identifiable losses 
are dete1mined below. 
Input filter capacitors - 3.71 W (5.1 o/o of Pin) 
Current, and therefore power, in the input capacitors can be inferred from the AC 
component of input voltage. The actual waveform is a complex curve, but a reasonable 
approximation can be made by representing it as three triangles. As the MOSFETs 
switch, Vin rises rapidly by 0.21 V, then returns to 0.55V in about 40µs. Next, Vin falls 
by an additional 0.06V in another 40µs . Finally, Vin returns to 0.55V during the next 
lOOµs. The slopes of Vin(t) during these three intervals are 5250, 1500, and 600V/s, 
respectively. 
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There are three 4,700µF input filter capacitors connected in parallel, giving a total of 
14. lmF. Capacitor current will be Cdv/dt, or 74.0, 21.2, and 8.5A during the three 
intervals, giving an RMS ripple current of: -Y[(40/500)(74.02) + (40/500)(21.22) + 
(100/500)(8.52)] = 22. lAnns· The filter capacitors have a specified effective series 
resistance of l Sm.Q each, or 5m.Q for the parallel combination, and they are connected 
to the input terminals with wire which contributes an additional 2.6m.Q. The input filter 
capacitors should therefore dissipate 22.1 2 x 7.6 x 10-3 = 3.71W. 
Drain and source bars - 1.37W (1.9% of Pin) 
The transformer primary is supplied by machined copper bars of 2. 72cm2 cross 
sectional area and 27.0cin length. Neglecting skin effect, their combined resistance 
would be 34.3 µ.Q. However, with conductors of this size skin effect will be noticeable. 
Penetration depth in millimetres, f1 = km/-Yf, where km = 66 at 25°C (Billings [ 1 ]). At f = 
lkHz, f1 = 2.lmn1. For the 12.7 x 21.4mm bars, the effective cross sectional area is 
1.26cm2, so their actual co1nbined resistance should be 74.1 µ.Q. 
Average input current is 131.0A. However, current ramps up during the ;:::;3 5 µs clamp 
intervals, so the RMS cu1Tent will be higher. The assumption that Iin rises from 0.0 to 
135.8A in 35µs , then remains at 135.8A for 465µs , is consistent with tn = 131.0Aavg· 
It will later be shown (see Section 5.2) that magnetising current, Imag, is a 19. lA 
triangle wave, with an average value of zero. This waveform is superimposed on Iin, 
producing a current wavefonn which rises from -19.lA at t = Oµs to+ 119.4A at t = 
35µs , and then to +154.9A at t = 500µs. However, the single section approximation i(t) 
;:::; ±[116.7 + 38.2t/(500 x 10-6)JA is accurate enough for loss estimation. The RMS 
value of this wavefonn is -Y [( l /500µs)Ji(t )2dt] = 136.2Anns· With tn = 136.2Anns, power 
loss in the drain and source bars should be 136.22 x 74.1 x 10- 6 = 1.37W. 
Input connections - 0.71 W (1.0% of Pin) 
The input connections consist of copper bars bolted together. The negative input also 
passes through an additional connection made by a heel-plate which is screwed to the 
source return bars. All are dry joints between bare copper surfaces, the area and 
resistance of which are difficult to determine. At Iin = 131.0A there appears to be a 
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small drop across each connection, but it is very sensitive to probe position, and 
therefore difficult to measure with confidence. If 5m V is taken as the combined voltage 
drop across all three connections, then Reon= 0.005/131.0 = 38.2µ0 , giving a power 
2 - 6 loss of 136.2 x 38.2 x 10 = 0.71 W. 
MOSFET R<ls(on)- 1.86W (2.6% of Pin) 
The MOSFETs have a specified Rds( on) of 5m0, giving a parallel combination of 
100µ0 for each bank of 50. With tn = l 36.2A11ns, resistive power loss in the FETs 
should be 136.22 x 100 x 1 o-6 = 1.86W. 
MOSFET switching- 2.79W (3.9% of Pin) 
During the O.Sµs t0 ff switching interval, the MOSFETs experience a leakage 
inductance driven V ds transient of about 36V. Assuming a linearly falling Ids current 
ramp, switching energy, Wsw = Vdsids(max)t0 ff/2 = (36)(154.9)(0.5 x 10-6)/2 = 1.3941nJ. 
With two t0 ff transitions per cycle and a drive frequency of lkHz, MOSFET switching 
consumes 2000 x 1.394 x 10-3 = 2.79W. 
MOSFET reverse diodes - 0.08W (0.1 % of Pin) 
During the 0.5µs ton switching interval, reverse diodes on the MOSFET substrates 
become forward biased to about 1 V and conduct the 154.9A leakage inductance driven 
primary current. This current should decrease linearly to nearly zero as leakage 
inductance discharges (see Section 5.2), so reverse diode energy, Wrd = Vricts(max)t0 n/2 
= 38.7~tJ. With two t0 n transitions per cycle, the reverse diodes dissipate 2000 x 38.7 x 
10-6 = 0.08W. 
MOSFET sockets - 2.23W (3.1 % of Pin) 
Sockets on the MOSFET source and drain connections were initially thought to 
contribute about Sn10 per transistor. Measurements at Iin = 132A and tn = 202A 
revealed drops between the drain and source bars of 27m V and 40m V respectively, 
giving a parallel combination of 200µ0 for each bank of 50. Subtracting 100µ0 for 
Rcts( on) gives 100µ0 for the connectors ( or 5m0 per transistor). However, subsequent 
tests gave Ycts = 35mV (bar to bar) at Icts = 139A, implying 7.6m0 contact resistance per 
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transistor. Taking an average value of 6mn gives 120µ0 for each bank. With Iin = 
. 2 - 6 136.2Anns, power loss 1n the sockets should be 136.2 x 120 x 10 = 2.23W. 
Snubber circuit - 0.55W (0.8% of Pin) 
Ideally, during t0 ff the snubber diodes should divert most of the leakage inductance 
driven pri1nary current into the two 1 OµF holding capacitors ( see Section 3 .3 ), keeping 
V ds at a safe level. However, because the snubber was added after initial L VPC 
construction, it is physically located near the input terminals. These are up 250mm from 
the switching FETs at the transformer end of the connection bars. Also, the 0.8mm pin 
sockets limit snubber drain connections to small diameter wire of high resistance and 
inductance. As a result of these deficiencies, V ds transients reach 36V while the holding 
capacitors charge to only 5.8V. They then discharge to 0.6V through the two parallel 
1 on snubber resistors. The capacitors are therefore charged by 5.2V during each t0 ff 
transient. Snubber energy, Wsn = VlC(V/- V/) = 0.5(20 x 10- 6)(5.82 - 0.62) = 333µ1. 
With two t0 ff transitions per cycle, the snubber capacitors should transfer 2000 x 333 x 
10-6 = 0.67W to the snubber resistors and 0.55V input. 
Voltage on the holding capacitors decays exponentially through the snubber resistors 
with an average current of 20µF x 5.2V x 2000Hz = 0.21A. Therefore, power returned 
to the 0.55V input through these resistors is only 0.2 lA x 0.55V = 0.12W, giving a net 
power loss of 0.55W. 
Transformer pri1nary - 0. 77W (1.1 % of Pin) 
With a cross sectional area of 0.93cm2 and a length of 15.1 cm, the DC resistance of 
each half-primary would be 28.1 µO without skin effect. But with a penetration depth of 
2. 1 mn1 ( see "Drain and source bars" above), the effective cross sectional area of the 
10.0 x 9.3mm windings is only 0.63cm2. The resistance of each half primary will be 
41.5µ.0. . Attn of 136.2Anns, power loss in the primaries should be 136.22 x 41.5 x 10-6 
= 0.77W. That is , each half-primary will dissipate 0.38W. 
Transformer core - 0.44W (0.6o/o of Pin) 
Philips E65/32/27 core sets in 3C90 material are specified as dissipating <9 .1 W at 
25kHz when Bmax = 2001nT and T = 100°C. However, actual core conditions are f = 
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lkHz, Bmax = 24lmT, and T = 25°C. Neglecting the effect of temperature, and assuming 
power will vary linearly with frequency and flux density, Pfe < 1/25 x 241 /200 x 9.1 = 
0.44W. Core loss should be so1newhat lower at 25°C. However, incipient saturation 
effects evident in the secondary voltage waveform imply a DC bias, and therefore 
higher Bmax, so 0.44W will be assumed. 
FET drive circuit- 0.61 W (0.8% of Pin) 
Gate charge is about 2.85µC per bank (see Section 3.3). With four transitions per 
cycle, 4000 x 2.85 x 10-6 = l l .4mA will be required for switching. This current is 
supplied to the MOTFET gates through the BDT81 power BJTs. Other drive circuit 
co1nponents have the following current requirements: 
TC4422: 0.2 x 2 = 0.4mA 
78L05: 3.0mA 
74LS00: 1.6mA 
74LS74: 4.0mA 
74LS123: 12.4mA 
Inhibit circuit: 7.0tnA 
A total of 39.8mA 1nust therefore be supplied by the 28 tum auxiliary transformer 
winding, which is transformed to 1.1 lA on the primary. Power for the FET drive circuit 
is therefore 1.11 x 0.55 = 0.61 W. 
Transfonner secondary- 0.47W (0.7% of Pin) 
With a cross sectional area of O.Ol 77cm2, and a length of 876cm, the DC resistance 
of the secondary winding should be 85.6m0. Average output current is 2.314A. As in 
the case of the drain and source bars, secondary current can be assumed to ramp fro1n 
0.0 to 2.398A in 35µs , then remain at that level for 465µs. However, unlike the drain 
and source bars, Imag will have no effect. RMS current will be 2.341Anns, giving a 
secondary power loss of2.341 2 x 85.6 x 10-3 = 0.47W. 
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Diode bridge- 1.39W (1.9% of Pin) 
The MBR6045 Schottky diodes carry the average output current of 2.314A. At this 
current they have a forward voltage drop of 0.30V, so they will collectively dissipate 
2 x 0.30 x 2.314 = 1.39W. 
Output inductor core - 0.07W (0.1 % of Pin) 
The average output voltage is 23 .3 7V. With a resistive load, output voltage will be a 
falling exponential during the clamp intervals, but negligible accuracy will be lost by 
assuming a linear change. Therefore, if L = 1. 91 mH, average di/ dt during the ;::::;3 5 µs 
clamp intervals should be V00tfL = 23.37/0.00191 = 12,236A/s. This gives a change of 
0.428A in 35µs , or ±0.214A around the average output current of 2.314A. 
For the output inductor, L = µeN2AJ le = µe68 2(5.35 x 10-4)/0.147 = l.9lmH, so µe = 
113.SµH/m. B = µeNllle, therefore B will be 121.5 ± l 1.2mT. With the core under DC 
bias, extrapolation from data sheets is risky at best. However, the flux excursion is low 
enough such that even a large percentage error will have a very small overall effect. 
Using the same procedure as was used for the transformer core, but with f = 2kHz due 
to full wave rectification, and 14.6W for Neosid F5 material, Pfe < 2/25 x 11.2/200 x 
14.6 = 0.07W. 
Output inductor winding - 0.67W (0.9% of Pin) 
As explained above, output current can be approximated as a ±0.2 l 4A triangle wave 
centred at 2.314A. The winding will carry an RMS current of about 2.317 A through a 
resistance of l 24mQ. Therefore, the winding should dissipate 2.3172 x 0.124 = 0.67W. 
The total power loss from all identified causes is 17.72W (24.6% of Pin) , leaving 
only 0.26W unaccounted for. This discrepancy represents 0.4% of input power, well 
within the limits of measurement error. Results of the L VPC loss calculations are 
summarised in Table 5 .2. In Section 6 it will be shown that most circuit losses are 
proportional to the square of input current (and therefore to the square of input power) . 
This causes the significant drop in efficiency seen above about 65W output. An 
additional consideration is the progressive reduction in output voltage observed at the 
higher load levels. Part of this loss is associated with simple IR drops throughout the 
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circuit, while part is due to the fact that the voltage drops across the output filter 
inductor (Section 6.2) and leakage inductance (Section 6.4) increase with load. The 
result is a flattening of the output power curve seen in figure 5.1 at about 65W. It 
therefore appears that an output of 60 or 65W is the upper limit for the converter as 
designed. 
Table 5.2 LVPC Losses at 72W input power. 
Source Loss, W % of Pin 
Input filter capacitors 3.71 5.1 
Drain and source bars 1.37 1.9 
Input connections 0.71 1.0 
MOSFET Rcts(on) 1.86 2.6 
MOSFET switching 2.79 3.9 
MOSFET reverse diodes 0.08 0.1 
MOSFET sockets 2.23 3.1 
Snubber circuit 0.55 0.8 
Transformer primary 0.77 1.1 
Transformer core 0.44 0.6 
FET drive circuit 0.61 0.8 
Transformer secondary 0.47 0.7 
Diode bridge 1.39 1.9 
Output inductor core 0.07 0.1 
Output inductor winding 0.67 0.9 
None of these components becomes noticeably warm to the touch following short 
(<5 min.) periods of operation. Extended (15-20 min.) operation at ~SOW output power 
produces a slight temperature rise in the power MOSFETs and Schottky bridge diodes, 
while the input filter capacitors become quite warm. The effect of this temperature rise 
appears to be s111all, however some reduction in output (,--..,0.1 V) was noted following 
lengthy test runs. A quantitative analysis of the effect of temperature on efficiency was 
not attempted, although this may become significant at higher power levels. 
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Table 5.3 lists the resulting performance specifications for the Low Voltage Power 
Converter. Unless otherwise stated, Vin= 0.55VDC and Ta= 25°C. Absolute 1naxi1num 
input voltage, Vin(max) = 0. 70V. 
Table 5 .3 L VPC specifications. 
Parameter Desig Min To2 Max Unit 
--
Input voltage range Vin 0.50 0.55 0.60 V 
Output voltage Vout 24.0 31.5 V 
Output ripple, Pout= SOW V1ip 3.9 Vp-p 
Ripple frequency 2.0 kHz 
Output regulation, 0 to SOW 24 % 
Efficiency, Pout= 25W 87 o/o 
Efficiency, Pout = SOW 76 o/o 
Operating temp. range Ta 0 40 oc 
5.2 Transformer characterisation 
In this section, the L VPC transformer will be modelled by the equivalent circuit 
introduced in Section 2.3. This circuit is reproduced below (figure 5.2) to aid in the 
discussion which follows. The model will permit the transformer's effect on circuit 
operation to be characterised in detail in Section 6.2. Some of the variables relating to 
the L VPC transformer have already been determined, while those remaining will be 
dealt with now. The results are given in Table 5.4 at the end of this section. 
Cps 
Ip Is 
0--------,\1\/V 'ooo OOO'L----~\/vV---------0 
Rp Lip lmag Lis Rs 
• • 
Vp Rte; L o: CpI Np~ b I cs rnaq §<: ~Ns \Is I -9 0 · [ r, ·1 0 
Figure 5 .2 Transformer equivalent circuit. 
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The inter-winding capacitance, Cps, was found to be below the measurement 
capability of the LCR meter, and will be assumed to be less than lpF. This result is 
reasonable because the primary and secondary are separated by about 2mm at their 
closest point. However, even if the value was much higher, Cps would have no effect on 
circuit operation because primary and secondary circuits do not share a common 
reference. 
Secondary intra-winding capacitance, Cs, can be determined directly from the 
resonant frequency of the winding: f0 = 1/2n~(LsCs). For this test to be effective, the 
primary winding must be removed fro1n the core to eliminate the effects inter-winding 
magnetic coupling. No resonance was detected at frequencies up to 10MHz, so the core 
was removed. The air-cored secondary was then measured with a Topward 5030 LCR 
1neter, and found to have Ls= 105.0µH and Q = 15 at lOkHz. The secondary was then 
placed in series with a 50Q resistor and driven with a 1 V sinusoid at frequencies up to 
50MHz. The first resonance was observed at 10.6MHz, with others detected at about 19, 
29, and 42MHz. Dips in i1npedance ( characteristic of series resonance) were noted, with 
the i1npedance at resonance inversely proportional to frequency. Even at the lowest 
resonant frequency of 10.6MHz, the corresponding value of Cs is only 2.2pF. This value 
is too sn1all to be significant, particularly as it caused no detectible effects within the 
bandwidth of the core. 
A si1nilar test could not be performed on the primary. The drain-source capacitance 
of 50 MOSFETs (~225nF at V cts = 1 V) is effectively in parallel with Cp, and it would 
have been impractical to disconnect. However, primary self capacitance would have to 
be greater than 3.5nF in order for the resonance with Lp to fall within the 1MHz 
bandwidth of the core material. A smaller Cp would have minimal effect upon 
transformer operation, while a larger value is highly unlikely, given the mechanical 
dimensions of the single tum half-primary windings. Therefore, Cp can be neglected. 
This transformer model shows only one primary winding, whereas the L VPC 
transfonner has two. However, as only one is conducting at any given time, with each 
carrying current of opposite polarity (with respect to core flux) on alternate drive cycles, 
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they may be treated as a single winding carrying currents of opposite polarity on 
alternate cycles. Each half of the split primary winding does have its own leakage 
inductance, but these also charge and discharge alternately. It is probable that the 
difference seen in alternate clamp intervals is due to differences in leakage inductance 
between the two half primaries. 
In the following discussion, it will be assumed that Rp, Rs and all capacitances are 
small enough, and Rfe is large enough, that their effect on inductance computations can 
be neglected. This simplifying assumption permits the model to be reduced to four 
ele1nents: Three inductors linked by an ideal transformer. A further simplification can 
be made by reflecting secondary leakage inductance, Lis, to the primary circuit. This is 
achieved by dividing it by (N/ Np)2, giving an effective inductance of L1s' = L1/ 582 in 
series with primary leakage inductance, L1p-
Lp and Ls have been measured (at lkHz) as 7.3µH and 28.5mH, respectively. Similar 
values were also obtained at lOkHz. It will be shown below that k = Lmag/Lp = 0.99. 
Therefore Lmag = 7.2µH. At the end of each drive cycle, the active primary is carrying Ip 
= 135.8 + Imag· (135.8A was determined previously, based upon tn = 131.0Aavg and tc1amp 
= 35µs.) Imag will be approximately Vp~t/2Lmag, where ~tis the drive pulse width, and 
Lrnag = 7.2µH. (The factor of 12 is required because ~Imag = 2Imag·) With Irnag ~ 0.55(500 
x 10- 6)/2(7.2 x 10-6) = 19.lA, Ip should be 154.9A. 
At this point (the end of each drive cycle), the drive FETs switch off for about 0.5µs , 
during which time two things happen. Because current in the leakage and magnetising 
inductances cannot cease instantaneously, some of their energy is dissipated in the 
MOSFETs and snubber circuit at about 36V. At the same time, the secondary can no 
longer supply the full load current, so the output inductor forces the diode bridge into 
the clamped state, driving Vs to zero. This short circuit is transferred to the primary side 
of the ideal transformer, effectively removing this component fro1n the model. All that 
remains is L1p in series with the parallel combination of ~nag and Lis' . This combination 
has a total inductance, Ltot = L1p + LmagL1s'/(Lmag + Lis') . 
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Consideration must now be given to the effects of Lmag· Tests conducted without the 
output filter inductor show that Vs increases with a time constant of about 12µs into a 
purely resistive output load of 20.Q. This is only a rough estimate because careful 
examination of the curve reveals a second order response, with T = 12µs corresponding 
to the faster exponential. Time constant was observed to increase with decreasing load 
resistance, suggesting that leakage inductance is the cause. From this data, total series 
inductance, L1p + L1s', can be estimated as 20 x 12 x 10- 6 = 240µH, referred to the 
secondary. This becomes 240 x 10-6 x 58-2 = 7lnH if reflected back to the primary. But 
Lmag = 7.2µH , so clearly Lmag >> (L1p +Lis') > Lis'. Therefore, Ltot;::::; L1p + Lis'. 
The combined leakage inductance of L1 = L1p + Lis' discharges at 36V for 0.5µs. As 
the other MOSFET bank switches on, drive polarity reverses. However, leakage 
inductance 1nay still be driving Ip and Is in the "wrong" direction, keeping the MOSFET 
reverse diodes forward biased until gate threshold voltage is reached. These currents 
1nust first reverse, and then rise sufficiently to support the full load current, before the 
output bridge can revert to the unclamped state. Because of the relatively large value of 
Lmag, Imag changes little during the clamp interval. Therefore, at the end of the clamp 
interval, load current plus Imag ( which is now supporting Ip) will have been re-
established in the primary. Immediately following tc1amp, Ip ;::::; -135.8 + Imag = - l 16.7A. 
The total change in Ip is 154.9 - (-116.7) = 271.6A, part of which (6Ip1) is brought 
about at 36V, and part of which (6Ip2) at 0.55V. During the first 0.5µs: 36 = L16Ip i/(0.5 
x 10-6). Then, taking 35µs as the average clamp interval, during tciamp: 0.55 = L16 Ip2/(35 
X 10- 6). With 6 Ip1 + 6 Ip2 = 271.6A, L1 = L1p +Lis' = 137.2nH. 
Leakage inductance results when a winding generates unlinked flux. The amount of 
unlinked flux is dependent upon core permeability and the mechanical distribution of 
turns. Two windings of equivalent mechanical placement on the same core can be 
expected to have similar amounts of leakage inductance, expressed as a percentage of 
winding inductance. This ratio is 1 - k, where k is the coupling coefficient. Because 
primary and secondary windings on the L VPC transformer are similarly sized and 
syimnetrically positioned on the core, it is reasonable to assume that L1p = L1s' = 68.6nH. 
Therefore, Lis= 582 x 68.6nH = 230.8µH. Also, if Lµ = 7.3µH and L1p = 68.6nH, then k 
= 1 - L1p/Lµ = 0.99 and Lmag = kLµ = 7.2µH , as asserted above. 
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Values for leakage inductance will change somewhat if the actual clamp intervals of 
33 and 37µs are taken into consideration. Average drive current should be nearly the 
same for both drive pulses, or staircase saturation could result. (See Section 5.3 .) 
Therefore the total change in Ip at drive reversal should be 271.6A, as before. Repeating 
the previous calculations for tc1amp = 33µs gives L1 = 133.lµH. Similarly, tclamp = 37µs 
gives L1 = 141.2nH. It is unlikely that Lis' would change significantly from one half-
cycle to the next, so its value should remain as 68.6nH. This leaves L1p33 = 64.5nH and 
L1r37 = 72.6nH as the leakage inductances of the two half primaries. The 12% difference 
between the two Lip values is reasonable, given the non-symmetrical placement of the 
half pri1nary windings on the core. 
Damped oscillation of ;:::; 1.2Mhz appears on the primary at the beginning of each 
clamp interval. The secondary is effectively shorted at this time, but 1.2MHz is above 
the core bandwidth, so the short will not transfer completely to the primary. Secondary 
leakage inductance will be largely decoupled from the primary for the same reason. The 
oscillation is probably the result of the step input applied to MOSFET drain-source 
capacitance, Cds, and primary leakage inductance, L1p· If these are 225nF and 68.6nH, a 
resonant frequency of 1.28MHz would be expected. This corresponds well with the 
observed oscillation. Similarly, ;:::;JQOkHz ringing appears on the secondary immediately 
following the clamp intervals. However, its cause has not been determined. 
Data for the full LVPC transformer model is given in Table 5.4. An input of 0.55V at 
a drive frequency of lkHz is assumed. Values apply to a Philips E65/27/32 core in 3C90 
material, but no significant differences would be expected if an equivalent ferrite was 
substituted (Neosid F5; Siemens N27). The section where the each variable was 
determined is shown for reference. Variables which are primarily load dependent have 
been identified by "LD". 
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Table 5.4 Transformer 1nodel parameters 
Variable Value Section Description 
Rp, Rs 41.5µ0* , 85.6m0 3.5, 5.1 Primary and secondary winding resistance 
Rfe 587m0 3.5 Resistor representing core losses 
Cp, Cs OpF, 2.2pF 5.2 Primary and sec. intra-winding capacitance 
Cps <lpF 5.2 Primary to sec. inter-winding capacitance 
Lmag 7.2µH 3.5 Magnetising inductance 
lmag 19.lA 5.2 Magnetising current 
Ip, ls LD 3.5 Primary and secondary current 
L1p, Lis 68.6nH, 230.8µH 5.2 Primary and secondary leakage inductance 
Np, Ns 1, 58 3.5 Primary and secondary winding turns 
Vp, Vs 0.55V, 25(LD) 2.1, 3.5 Primary and secondary voltage 
*Includes skin effect. 
5.3 Core saturation 
Evidence of DC bias in the core was detected at power levels exceeding about 20W. 
As load current was increased beyond this point, a small voltage droop was observed in 
the last 50 to 1 OOµs of alternate drive cycles. Input current, as measured with a Hall 
Effect cu1Tent transducer, displayed an increase in the slope of the current ramp 
coincident with the secondary voltage droop. The input current waveform also showed 
that the drive pulse with the steeply sloping tail was delivering more average current 
than the alternate pulse. As load current was increased, both effects became more 
pronounced. At power levels above 60W the effect became severe. 
The voltage droop and current cusp resulting from asymmetrical drive are typical of 
staircase saturation, but the load dependence is unexpected. Staircase saturation is 
usually assumed to depend solely upon magnetising current, which should be 
independent of load. No sign of DC bias was visible under no-load conditions, when 
Irnag contributes most of the primary current. With no load present, the Hall Effect probe 
revealed a perfectly symmetrical input current waveform of approximately 2.5Aavg· 
.Therefore, a second order effect must be in operation. 
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In an attempt to gain more information, a DC bias was deliberately injected into the 
core by 1neans of an additional four tum winding. By connecting an external DC power 
supply, up to 12 ampere turns could be applied in either polarity. At an output power of 
54W, it was found that a DC bias of 8 ampere turns was required to fully balance the 
average input current pulses as seen with the Hall Effect device, but this caused the 
saturation effects to worsen. It was also discovered that exactly the opposite bias (-8 
ampere turns) was required to completely eliminate the saturation effects. However, in 
this case the current imbalance between successive input drive pulses became worse that 
it had been with no bias applied. With +8 Ampere turns of external bias the converter 
efficiency fell by 2o/o from its normal (no bias) value, while -8 Ampere turns produced 
a 1 % fall. The positive bias also caused the core to emit a louder, harsher sound than 
usual. The core normally emits a seemingly pure lkHz tone. The harsher tone probably 
indicates the presence of electrically or mechanically generated odd-order harmonics. 
Evidently, positive external bias was driving the core further towards saturation, even 
though the input current pulse areas appeared more equal. However, equal load currents 
in successive pulses do not imply equal magnetising currents. Differences could arise if 
one drive path (transistors, contact resistance, leakage inductance, etc.) presents less 
impedance than the other. In this case, equal currents would produce different voltage 
drops, and therefore different volt-seconds would be applied to each half primary. This 
could explain the load dependence of the saturation effects. Higher load currents would 
increase the differential voltage drop between the half primaries, resulting in a 
progressively larger volt-second imbalance. 
As saturation approaches, inductance falls and magnetising current rises. The 
increased current produces a voltage drop which tends to reduce the applied volt-
seconds. The process is therefore self-limiting to some extent, but saturation still 
appears to be one of the factors limiting L VPC operation at higher powers. 
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5.4 Antisaturation feature 
The LVPC design originally incorporated an antisaturation feature intended to 
release any DC component of transformer core flux during brief interruptions to the 
primary drive interval (see Section 3. 7). As stated previously, this feature was removed 
when it became clear that significant time was required to reverse current in the 
transformer leakage inductance, with the mid-pulse antisaturation gaps effectively 
doubling the ti1ne lost to current recovery. With primary plus reflected secondary 
leakage inductance totalling 140nH, it takes about 28µs for 0.5V to re-establish a IOOA 
input current. At 200A the time required increases to 60µs. To reduce this overhead to a 
more acceptable 5% of cycle time, the drive frequency would have to be reduced to 
400Hz, or even less at higher currents. This is much too slow for the ferrite cores 
selected. However, given their higher permeability and saturation flux density, silicon or 
nickel steel cores may pennit the antisaturation feature to be re-evaluated in future. If 
so, it might also be necessary to increase the output filter inductance in order to support 
the load current during the antisaturation gaps. (See Sections 7.3 and 8.7.) 
5.5 Operating limitations and fault/overload tolerance 
As L VPC output current increases, efficiency falls, and progressively more power is 
dissipated within the device. The principal locations of power loss are the input filter 
capacitors, power MOSFETs, transformer, diode bridge, and output filter inductor. At 
an output of 4A, for example, efficiency is only 50%, so about 60W will be dissipated 
as heat within the converter. Without extensive (and possibly destructive) tests, it would 
be difficult to detennine the maximum permissible heat that could be dissipated safely, 
but 60W is probably very near that limit. At higher loads, overheating and circuit 
damage would be inevitable. 
However, at or near sho1i circuit conditions the auxiliary transformer winding would 
not be able to maintain sufficient output to sustain the drive circuit, so operation would 
cease before overheating could occur. Even with an ideal 0.6V source at the input, 
current through the MOSFETs and primary could not exceed 0.6V/230µQ = 2600A, or 
52A per transistor. This is well within their specified Ids(max) of 75A. In the intended 
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application, with input provided by a 250W parallel solar cell array, current would be 
limited (by the array) to about 500A. A current of ten ainps per transistor is not much 
higher than their normal design operating level. A failure in the MOSFET drive circuit 
will have exactly the same effect as a short circuit at the output. This is because normal 
drive ceases, leaving one bank ofMOSFETs conducting (for about 20 seconds) until 
gate voltage falls below Yth· This has happened, with no apparent damage. 
A production version of the L VPC should include some type of overload protection. 
This would probably take the form of active primary drive duty cycle control based 
upon input or output current sensing. 
5.6 DCPS operating characteristics 
The DC power supply developed as part of this project was designed to supply 
currents up to 500ADC at regulated output voltages from O to 1 V. Although currents 
above 300A have yet to be required, the design objectives appear to have been met. 
Table 5.5 lists the performance specifications for this device. Unless otherwise stated, 
Vbat = 2.0V, V+ = 12V, V- = -12V, and Yout = 0.5V. 
Note: Specifications for Vbat, V+, V-, Yout, lout (up to 300A), and response times have 
been verified by test. All other specifications are either calculated or inherent to the 
design. 
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Table 5.5 500A DC power supply specifications 
Parameter Desig Min Tu2 Max Unit 
Battery voltage Vbat 1.8 2.0 2.4 V 
Battery capacity 1.2 kAhr 
Positive supply voltage V+ 10 12 15 V 
Positive supply current I- 65 mA 
Negative supply voltage V- -10 -12 -15 V 
Negative supply current I- -57 mA 
Output voltage Yout 0.0 1.0 V 
Output current lout 0.0 500 A 
Operating time at 500A 20 min. 
DC output impedance Rout 0.25 mn 
Response time, ±1 Om V* 300 ns 
Response time, ±25m V * 200 ns 
Response ti1ne, ±50m V* 70 ns 
Cooling bath te1nperature 0 50 oc 
*Ti1ne to settle within the stated limits following a ±0.SV step applied at Yout· 
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6 Modelling 
6.1 Introduction 
In the preceding section, circuit losses were identified and a complete model of the 
transformer was developed. It should now be possible to predict how the circuit will 
operate under various input and load conditions. 
Although 1nany of the losses are the result of AC phenomena, it will be shown that 
they are all proportional - or nearly proportional - to the second power of input current. 
This n1eans they can be related to tn2 by proportionality constants: P1oss = kiin2. Also, 
Pioss = Vinieq, where Ieq is the equivalent DC current which would produce the same 
power if supplied at Vin· In all cases, P1oss was determined for an input voltage of 0.55V, 
so Ieq = (k/0.55)Ii/. Therefore, a DC equivalent circuit should prove satisfactory. 
Figure 6.1 shows the resulting L VPC equivalent circuit. An explanation of each 
element follows. See Section 5.1 for details concerning the parameters and losses 
referred to below. 
Rpc Rsc Vf lout 
\.,_l--. ------------'\1v\,·"--------__..,,;\/v'..__ _ __,[>l..._--. l .J~.---•-----_[----o 
c) t;.. ::,. ~ 
Vin t·~pc ex )Q ~lsc ~ Rout ,.s:: p -: 
Im 
\lout 
\.,_r-, --------+----------------+--+-------+-----r'._)I 
Figure 6.1 L VPC Circuit Model 
6.2 Circuit elements 
A 1nodel will be developed which consists of seven circuit elements. Most of these 
are composed of several sub-elements which act in series or parallel and can therefore 
be surmned. In the discussion which follows , sub-elements are treated first , followed by 
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a description of how they combine to form model elements. The main circuit elements 
corresponding with those shown in figure 6.1 are preceded by a black dot ( •) to 
facilitate identification. 
Input filter capacitor equivalent current - Iein 
Power dissipated in input filter capacitor effective series resistance is proportional to 
the square of input ripple voltage. Ripple voltage is proportional to Iin, so power is 
proportional to Ii/, If Pein= 3.71 Wat Iin = 131.0A, then Pein= (216.2 x 10-6)Ii/ = 0.55 
Iein• Therefore, Iein = (393 x 1 o-6)t/. 
MOSFET switching equivalent current - Ifs 
Power dissipated in the MOSFETs while switching is proportional to V ds, Icts(max) 
and t0 ff. However, because most of the energy to be dissipated is stored in leakage 
inductance, it is proportional to Iin2. This means that as Iin decreases, the effective value 
of t0 ff will also decrease because Icts will reach zero sooner. This argument does not quite 
hold for input cu1Tents above about 130A because t0 ff cannot extend beyond the point 
where FET drive resumes (0.5µs). In this case, additional power can be dissipated 
because Icts does not return to zero during t0 ff. 
If PET switching loss, Prs = 2.79W when Iin = 131.0A, then Prs = (162.6 x 10-6)Ii/, 
Division by Vin= 0.55V to convert to an equivalent current gives Ifs= (296 x 10-6)t/. 
MOSFET reverse diode equivalent current - Irct 
Power dissipated in the MOSFET reverse diodes while switching is proportional to 
V f, Icts(max) and ton· By a similar argument to that given above, power to the MOSFET 
reverse diodes will also be proportional to Ii/, If Prct = 0.08W at Iin = 131.0A, then Prct = 
(4.662 x 10- 6)t/ = 0.55Ird, and lrct = (8.48 x 10- 6)Iin2, 
Snubber circuit equivalent current - Isn 
At FET tum-off, the snubber circuit acts to minimise the V ds voltage spike by 
diverting so1ne of the leakage inductance driven primary current into the holding 
capacitors. Because t0 ff is significantly shorter than the "(L1Csn) time constant, snubber 
voltage should increase almost linearly by Iµtoff/Csn = 154.9(0.5 x 10-6)/(20 x 10-6) = 
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3.9V. However, it actually increases by 5.2V. The reason for this is uncertain, but the 
fact that the 36V spike at V ds is not seen at the holding capacitors gives a strong clue: 
Spike energy may be stored temporarily in series inductance associated with the snubber 
circuit wiring. It could then continue to be transferred on to the holding capacitors after 
the 0.5 µs switching interval, effectively lengthening the Csn charge time. 
Such an inductance would form a crude integrator which would cause the snubber 
input current to be approximately proportional to the area of the V dstoff spike. V ds is only 
weakly dependent upon Iin, while toff should be roughly proportional to it (as described 
above), 1naking spike area proportional to Iin· Because most snubber energy is dissipated 
in resistors, power is proportional to the square of snubber current. Therefore, snubber 
circuit equivalent current is proportional to the square of actual snubber current. If P sn = 
Yi(20 x 10-6)(5.22)(2000) = 0.54W attn= 131.0A, then Psn = (31.47 x 10-6)Iin2 = 
-6 2 0.55Isn, and Isn = (57.21 x 10 )Iin . 
• Combined switching loss equivalent current - Isw 
Because Icin, Ifs , Ird and Isn act in parallel, they may be replaced by a combined 
switching loss equivalent current, Isw = (7 54. 7 X 1 o-6) Iin 2. 
Input connection resistance - Reon 
The input connection resistance, Reon= 38.2µn. 
Drain and source bar resistance - Rbar 
The combined effective resistance of the drain and source bars, Rbar = 7 4.1 µn. 
MOSFET channel resistance - Rds 
The MOSFETs have a specified Rds( on) of 5m0, giving a parallel combination of 
Rds = 100µ0 for each bank of 50. 
MOSFET socket resistance - Rsoe 
The parallel resistance of MOSFET sockets, Rsoe = 120µ0 for each bank. 
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Transf armer primary resistance - Rp 
The effective DC resistance of each half-primary, RP = 41.5 µO. 
• Combined primary equivalent series resistance - Rpc 
Because Reon, Rbar, Ris, Rsoc and Rp, act in series, they can be replaced with a 
combined primary equivalent series resistance, Rpc = 373.8µ0. 
Transformer core equivalent current - !rep 
If the transformer core dissipates 0.44W at VP;:::; 0.50V, the effective equivalent 
resistance, Rfep = 0.502/0.44 = 0.570. Transforming this into an equivalent current 
makes the model much easier to use (fewer loops), with negligible loss in accuracy. Ifep 
= 0.44/0.50 = 0.88A. 
FET drive circuit current - lfct 
The drive circuitry uses 39.8mA at 12V, 70% of which is independent of input 
voltage. As the input voltage only varies by ±9%, the effect of voltage on the remaining 
l 2mA is negligible. The auxiliary winding current is transformed to about lfct = 1.11 A 
on the pri1nary. 
• Combined primary equivalent shunt current - Ips 
Transformer core equivalent current and FET drive circuit current act in parallel. 
They can be replaced by a primary equivalent shunt current, Ips = 1.99A. 
Transformer secondary resistance - Rs 
The DC resistance of the secondary winding, Rs = 85.6m0. 
Output inductor core equivalent resistance - RfeL 
Because the inductor is in series with the load, an equivalent series resistance will be 
used to model the core loss. If the core dissipates 0.07W when lout= 2.314A, then RfeL = 
0.07/2.3142 = 13.lmO. 
Output inductor winding resistance - RL 
The DC resistance of the inductor, RL = 124m0. 
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• Combined secondary equivalent series resistance - Rsc' 
Because Rs, RfeL and RL, act in series, they can be replaced with a combined 
secondary equivalent series resistance, Rsc = 222.7m0. To simplify computation, Rsc 
will be referenced to the primary. Rsc' = (222.7 x 10-3)/(582) = 66.2µ0. 
• Diode bridge forward voltage - V r' 
For most currents within the operating range of the L VPC, the forward drop of the 
diode bridge, Vf = 2 x 0.30 = 0.60V. To simplify computation, Vf can be referenced to 
the primary side of the transformer. V/ = 0.60/58 = 0.0103V. 
Ideal transformer- N/Np 
The ideal transformer will have the same turns ratio as the real one: 58:1. 
(This assu1nption may be inco1Tect. See Sections 6.4 and 7.3 for discussions concerning 
an unexplained voltage loss associated with the transformer.) 
Output inductor voltage/current transformation - NsJNpL 
Apart from voltage drops associated with resistive and core losses, the average 
voltage across the inductor, V L, must be zero. The output end of the inductor is, of 
course, at Y out· The diode bridge holds the input end at zero volts during tc1amp ( or tc), 
and the secondary drives it to Vs - V f = V s-f = v out( t) + v L( t) for the remainder of the 
cycle. If VL(avg) = 0, then Youttc = (Vs-f- V0 ut)( 500µs - tc). Therefore the average 
output voltage, Yout = Ys-f x (500µs - tc)/500µs , or YoutlYs-f = (500µs - tc)/(500µs). 
During tclamp, lout flows in the inductor but not the secondary, whereas for the 
remainder of the cycle lout flows in both. Therefore, the average current through the 
inductor, lout = Is(500µs) /(500µs - tc), or Ioutlls = (500µs) /(500µs - tc). These expressions 
for inductor voltage and current show that it functions like a transfonner with N/ Np = 
(500µs - tc)/(500µs). 
Clamp interval is proportional to input current and leakage inductance, and inversely 
proportional to input voltage and V ds transient voltage. With leakage inductance fixed, it 
is reasonable to expect that tc1amp will be roughly proportional to t 0 /Vin · Inspection of 
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Table 5.1 bears this out, with the ratio of tc1amp to Iin/Yin averaging 0.144 x 10- 6 volt 
seconds per mnpere over a wide range of currents. Substituting tc1amp ;::::; (0.144 x 
10- 6)t0 /Vin into the expression for effective inductor turns ratio gives NsL /NpL = 1 -
0.000288tn/Yin· 
• Combined equivalent output transformer - Nscl Npc 
The ideal 58: 1 transformer can be combined with the output inductor/transformer of 
NsL:NpL to form a combined equivalent output transformer, Nsc /Npc = 58(1 -
0.000288Iin/Yin) = 58 - 0.0167Iin/Yin· 
• Load resistor - Rout 
Load resistance values will be the same as those used for the L VPC circuit 
evaluation: 3 .9 through 1 osn. 
6.3 Equivalent circuit equation 
The L VPC equivalent circuit can be used to predict the operating point which should 
result from various input and load conditions. The following expression relating Vin, 
Rout and Iin was derived (with some effort) from the circuit model given above. To 
reduce complexity, µ has been substituted for 10- 6, andµµ for 10- 12 . 
92.609µµIi/Ni /- 0.12271µtn 3/Vi/- 0.64328µt 0 3/Vin - 2.8359µIi/!Vi/ + 
l ,131.3µt /Nin + 1117.lµIi/ + 754.7µRourt/- 3.4174tn + 19,698µtn/Yin - Routtn + 
1.99Rout + 3364Vin - 34.206 = 0. [6-1] 
This expression was used to predict circuit behaviour at the same operating points as 
those selected for the LVPC tests. Actual circuit data is given in Table 5.1. Parameters 
predicted by the model are shown below in Table 6.1 , while figure 6.2 shows how 
output power, efficiency and output voltage are expected to vary with input power, at an 
input of 0.55V. 
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Table 6.1 L VPC circuit model results 
Vin, V lin, A Pin , W Vout, V Rout, 0 lout, A Pout, W Eff'y, % tc, µs - Vo/Vin (li-2)/lo 
0.50 17.3 8.7 27.7 105 0.26 7.3 84.0 5.0 55.3 58.2 
0.55 18.9 10.4 30.5 105 0.29 8.8 85.1 4.9 55 .5 58.3 
0.60 20 .5 12.3 33.4 105 0.32 10.6 85.9 4.9 55.6 58.4 
0.50 33.7 16.9 27.0 49.8 0.54 14.7 87.0 9.7 54.0 58.4 
0.55 37 .1 20.4 29.8 49.8 0.60 17.9 87.6 9.7 54.2 58.6 
0.60 40.4 24.2 32.6 49.8 0.65 21.3 87.8 9.7 54.3 58.7 
0.50 53.4 26.7 26.3 30.0 0.88 23.0 86.3 15.4 52.6 58.7 
0.55 58.9 32.4 29.0 30.0 0.97 28.0 86.4 15.4 52.7 58.9 
0.60 64.4 38.6 31 .6 30.0 1.05 33.4 86.4 15.5 52.7 59.2 
0.50 76.1 38.1 25.4 20.2 1.26 31.9 83.9 21.9 50.8 58.9 
0.55 84.2 46 .3 28.0 20.2 1.39 38.8 83.8 22.0 50.9 59 .3 
0.60 92.4 55.4 30.6 20 .2 1.51 46.4 83.6 22.2 51.0 59.7 
0.50 105 52.6 24.4 14.0 1.74 42.4 80.7 30.3 48 .7 59.3 
0.55 117 64.2 26.8 14.0 1.92 51 .5 80.2 30.6 48.8 59.8 
0.60 128 77.0 29.3 14.0 2.09 61.4 79.7 30.8 48.9 60.4 
0.50 139 69.6 23.2 10.1 2.30 53.3 76.6 40.1 46.4 59.7 
0.55 155 85.3 25.6 10.1 2.53 64.7 75.9 40.6 46.5 60.5 
0.60 171 102.7 27.9 10.1 2.76 77.1 75.1 41 .1 46.5 61.2 
0.50 189 94.4 21 .6 7.0 3.09 66.9 70.9 54.3 43.3 60.4 
0.55 211 116.2 23 .8 7.0 3.40 81 .1 69.8 55.3 43.3 61.5 
0.60 235 140.8 26.0 7.0 3.71 96 .5 68.5 56.3 43.3 62.7 
0.50 236 117.9 20.3 5.3 3.83 77.6 65.8 67.9 40.6 61 .1 
0.55 265 145.9 22.3 5.3 4.21 93.8 64.3 69.4 40.5 62.6 
0.60 297 177.9 24.3 5.3 4.59 111.5 62 .7 71 .2 40.5 64.2 
0.50 273 136.3 19.3 4.4 4.39 84.6 62.1 78.5 38.6 61.7 
0.55 308 169.4 21.2 4.4 4.82 102.2 60 .3 80.6 38.5 63.5 
0.60 346 207.7 23.1 4.4 5.25 121 .1 58.3 83.1 38.5 65.6 
0.50 299 149.4 18.6 3.9 4.78 89.0 59.6 86.1 37.3 62.1 
0.55 339 186.5 20 .5 3.9 5.25 107.3 57 .6 88.8 37.2 64.2 
0.60 383 229.6 22.3 3.9 5.71 127.0 55.3 91 .8 37.1 66.7 
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Figure 6.2 Predicted variation of L VPC output power, efficiency and output voltage 
with input power. 
6.4 Model evaluation 
Co1nparison of actual L VPC results (Table 5 .1 and figure 5 .1) with those predicted 
by the model (Table 6.1 and figure 6.2) reveals that as input power increases, output 
voltage falls off more rapidly in the actual circuit than it does in the model. Because of 
this, the actual circuit is restricted to somewhat lower power levels than would be 
expected fron1 the model. Predicted efficiency agrees well with measured results at 
similar power levels (up to about 75W input) , so circuit losses appear to be accurately 
represented. It would seem that the L VPC output voltage is being reduced by some 
mechanism that does not involve significant power loss. 
Exan1ination of the L VPC circuit confirms that voltage is being lost in the 
transformer. Under light load, primary and secondary volts per tum are nearly equal , but 
as current increases, the secondary experiences a voltage drop in excess of that which 
can be explained by the combined winding resistance. The transformer behaves as 
though its turns ratio was inversely proportional to current. At an output power level of 
56W, the mid-pulse primary voltage was found to be 0.51 SV per tum, while the 
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secondary measured 27.6V, or 0.476V per tum. The 7.6% voltage loss is consistent with 
the 54W data given in Table 5.1 (after allowing for the other known losses). At this 
power level, primary plus secondary winding resistance only accounts for 0.009V /tum, 
/ 
or a 1. 7o/o voltage drop. 
Part of the re1naining voltage loss can be explained by leakage inductance. At Pout= 
54W, load current falls by 0.428A during the 35µs clamp interval. (See Section 5.1, 
"Output inductor core".) Therefore, load current must increase by an equal amount over 
the next 465 µs, during which the secondary supplies current to the output filter inductor 
and load resistor. The transfonner converts this to a 24.82A increase in pri1nary current, 
with a resulting di/dt of 53.38A/tns. (With a resistive load, current rise will be 
exponential, but the linear approximation is very close.) This di/ dt could be expected to 
produce a voltage of 7.32mV across a 137.2nH leakage inductance, as reflected to the 
prnnary. 
Magnetisation current also ramps up by 38.2A during the 500µs drive interval, with a 
slope of 76.40A/ms. Because magnetisation current acts only on the primary, this di/dt 
should produce a voltage drop of 5.24m V across the 68.6nH primary leakage 
inductance. The co1nbined loss of 12.6mV per turn on the primary is equivalent to a 
7291n V fall on the secondary, which should lead to a drop of 679m V on the output side 
of the filter inductor. (With comparable output and magnetising currents, the output 
voltage predicted by the model is about 2.2V too high. The inclusion of the above loss 
would reduce this error to about 1. 5V.) 
An L1di/dt factor could have been included in the circuit model as a pair of current 
related voltage losses associated with the transformer: An input voltage dependent ~Imag 
component, plus a load and input voltage dependent ~lout component. However, 0.515 -
0.476 - 0.009 = 0.030 volts per tum. Of this, leakage inductance and changing load and 
1nagnetising current can only account for 12.6mV/tum, leaving l 7.4mV/tum (or 1.009V 
on the secondary) still "1nissing". 
It is possible that a progressive loss of flux linkage between primary and secondary is 
occurring as load current increases. It is also possible that such a loss of coupling acts to 
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1nodulate the value of leakage inductance, thereby introducing an additional IdL1/dt 
tenn. While such a process could be responsible for an additional 17 .4m V /tum loss, 
there is as yet no experimental proof of its existence (see Section 7.3). 
The model also fails to predict the effects of incipient core saturation, which are seen 
in the real circuit above about 60W. However, these effects would be extremely difficult 
to 1nodel due to the random and varied nature of their causes. The omission is not seen 
as se1ious flaw. 
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7 Discussion 
7 .1 Interpretation of results 
The principal objective of this project was to prove the feasibility of converting 0.5-
0.6V DC into usable power. This was achieved. As a means to this end, the original 
specification for the Low Voltage Power Converter called for a 200W output to be 
produced from a 0.55V input at an efficiency of 80%. This was not achieved, although 
these voltage and efficiency goals were met at lower power levels. 
There are a number of reasons power did not reach the desired value. Most have 
already been discussed quantitatively in Section 5.1 but, to summarise, the principal 
causes are: 
Input filter capacitors - ESR too high. 
Drain and source bars - Skin effect. 
MOSFET sockets - Contact resistance too high. 
MOSFETs - Switching losses too high. 
Transfonner - Leakage inductance; Voltage loss. 
None of these were considered significant during the design phase, yet the first four 
causes contribute more than half the power loss above the SOW output level, while the 
last two limit the usefulness of the converter beyond this wattage. But the news is not all 
bad. Most of these factors are correctable, at least in principle. By substituting a 
different core material, it may even be possible to overcome the transformer voltage loss 
problem (see Section 7.3 below). 
7 .2 Measurement error analysis 
The same test equip1nent was used to evaluate both the LVPC and the 500A DCPS. 
A Fluke 87 digital multimeter was used for most voltage and resistance measurements. 
It has a specified accuracy of 0.1 % of reading ±1 count for DC volts, and 0.2% of 
reading± 1 count for Ohms. Measurements of L VPC output voltage and load resistance 
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were made directly with this meter. Output current was calculated from these readings 
to avoid the voltage burden of the meter's current sense resistor. Values so obtained are 
assumed to be reliable. 
LVPC input (and 500A DCPS output) voltages taken with this meter may have been 
affected by the short, high amplitude switching transients which were present at all load 
levels. However, such readings were in reasonably close agreement (±5o/o) with voltages 
observed simultaneously on an oscilloscope. 
LVPC input current measurements were made using a Good Will Instruments GWM-
03 7 current clamp. This is a Hall Effect device with a specified accuracy of 1 % ±5 
counts for DC current. The instrument has a specified accuracy of 2.5% ± 10 counts for 
RMS AC current, within a range of 4 7 to 400Hz. High speed switching transients with 
frequency spectra lying well above this range should not have had a significant effect on 
accuracy. 
Input current waveforms were also observed on an oscilloscope coupled to an LEM 
type HT200-SB Hall Effect current transducer. The specified accuracy of this device is: 
offset, ±0.4% of range; gain, ± 1 % of range ±0.05% of reading per degree Celsius. These 
would total ±3 % for a half scale reading with ~ T = 4 °C. The specified small signal 
frequency range is DC to 25 kHz, which may imply a reduction in gain of up to 4% at 1 
kHz. 
At a power level of 54W, the GWM-037 read 133.5A, while careful visual averaging 
of the HT200-SB transducer output on the oscilloscope display gave 125A. The 6.4°/o 
discrepancy is reasonable, considering that it includes the combined inaccuracies of 
three instruments plus interpolation error. 
A Tektronix 2232 oscilloscope was used for all time measurements. It was also used 
to measure the amplitudes of non-DC voltages such as drive circuit, switching transient 
and transfonner waveforms. Its specified time base accuracy is ±2%, while vertical 
amplifier DC accuracy is also stated to be ±2%. Vertical gain linearity, defined as the 
change in amplitude of a two-division test signal as it is moved around the screen, is 
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specified as ±5%. This would appear to imply that the 2o/o DC accuracy is with respect 
to full-screen deflection. 
Great difficulties were encountered while attempting to obtain meaningful voltage 
data with the oscilloscope. Large currents and high di/dt's made the concept of 
"ground" ahnost meaningless. Transient voltages varied significantly when either the 
probe tip or ground clip was moved a few centimetres. Even varying the BNC contact 
resistance (by wiggling) at the oscilloscope front panel made tens of millivolts 
difference in the apparent amplitudes of some transients. Effective measurement would 
have required RF construction techniques such as impedance-controlled conductors and 
a tightly coupled ground plane. This would not have been practical, given the size and 
distribution of many critical components. 
Many atte1npts were made to reduce these effects. A battery powered (floating) 
oscilloscope was tried. The probe was shielded with a length of grounded steel pipe. 
Readings were taken differentially using a pair of probes with their cables twisted 
together. A coaxial probe tip connector was soldered directly to the L VPC input 
conductors. However, none of these techniques elicited so much as a placebo effect. 
Although questions concerning the reliability of oscilloscope data frustrated much 
diagnostic work, they had minimal impact on the key measurements used in 
detennining basic circuit performance. One possible exception to this is the 
1neasurement of MOSFET drain to source voltage, V ds· This is a low level, ground 
referenced voltage which contains high level, high frequency transients. MOSFET 
Rcts( on), MOSFET socket resistance and V ds switching transient waveforms are critical 
factors governing efficiency. Their contribution was determined directly from 
oscilloscope measurements of drain-source voltage. The accuracy of such measurements 
would be difficult to establish, but 5-10% might be a reasonable estimate. 
7.3 Design improvements 
The performance of the L VPC could be substantially improved by reducing the 
losses identified in Section 7 .1. 
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The input filter capacitors were called upon to carry much more ripple current than 
was originally expected. This is partly because the current and voltage transients 
associated with transformer leakage inductance and distributed conductor inductance 
are higher than anticipated, and partly because the 500A DCPS does not recover from 
these transients quickly enough. More input capacitance with lower effective series 
resistance would help, but physical constraints limit this to about 30mF and 3m0. 
Redesigning the 500A DCPS amplifier circuit board for improved bandwidth would 
probably reduce the demands placed on the input capacitors, thereby improving 
efficiency. 
The situation may or may not be improved by replacing the DCPS with an actual 
parallel solar array. A rapid transient recovery ti1ne could be expected to improve 
perfonnance, while the increased output impedance of heavily loaded solar cells would 
have the opposite effect. The LVPC will undoubtedly perform at its best when the array 
is operating at or above the array's maximum power point, but experimental data will be 
required to quantify details of the interaction. 
The L VPC and DCPS circuit boards were constructed using point-to-point hand 
wiring on perforated phenolic prototyping board because PCB design software and 
fabrication facilities were not readily available. Both circuits would probably benefit 
from high quality circuit boards incorporating guard tracks and ground planes. 
Skin effect was not considered in the design of the drain and source bars. These 
should have been 1nade thinner and wider to minimise this effect. A radial design 
utilising a toroidal transformer might also prove advantageous. (A circuit photograph 
indicates this technique 1nay have been employed by Meyer and Schmidt [ 1 OJ.) 
MOSFET sockets were not part of the original design. They were added as an 
"insurance policy" to protect against having to replace melted MOSFETs by the 
handful. In fact, despite the occasional static discharge from an inquisitive visitor, none 
were lost. The square cross section transistor pins should have been pressed into slightly 
undersized round holes in the drain and source bars as originally planned. (Soldering is 
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impractical because of the large thermal mass of the drain and source bars, and because 
epoxy adhesives are used in their asse1nbly.) 
MOSFET switching losses were greatly underestimated. This is another consequence 
of failing to foresee the problems associated with parasitic inductance. An effective 
snubber circuit should be able to keep V ds transients to less than 1 OV, thereby reducing 
switching losses by a factor of four. Unfortunately the snubber in the LVPC was added 
later as a "fix". Consequently, it is located too far away from the transistors to be of 
1nuch benefit. To be effective, each MOSFET should have its own spike diversion 
diode. These would feed holding capacitors distributed along the FET banks, each 
serving a group of about five transistors. In addition, snubber wiring should be of large 
cross section to reduce resistance and stray inductance. 
Further reduction in switching losses could be achieved by operating the converter at 
lower drive frequencies. A core material with higher saturation flux density, Bsat, would 
be required, as the number of primary turns is fixed by mechanical and electrical 
constraints. Alternatively, a larger core (with greater cross sectional area) could be used. 
The last major factor which limits maximum achievable output power is voltage loss 
across the transformer. Part of the loss is due to combined primary and secondary IR 
drop, and part appears to be the result of interaction between leakage inductance and the 
current rainps produced by both the primary magnetising inductance and the output 
filter inductor (see Section 6.4). 
However, there remains a significant voltage loss which cannot be explained by these 
two mechanisms. This component amounts to about l 7.4mV/tum at the 54W power 
level. It may be that leakage inductance is being modulated by magnetising current, 
producing an additional IdLi/dt voltage term (see below). Alternatively, the additional 
loss may be an indirect consequence of a progressive reduction in flux linkage between 
primary and secondary, corresponding with increased load current. 
Nonnally, such an association should not occur. Magnetising and load current should 
be independent, so the latter should not affect core flux levels. However, portions of the 
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core 1nay be magnetically linked to only one winding (or part winding), and so 
contribute to leakage inductance. High load currents may cause these areas to expand 
relative to the re1nainder of the core, with possible secondary effects. 
Such a displacement would produce an increase in leakage inductance and a 
corresponding decrease in magnetising inductance. Increased leakage inductance could 
be expected to be accompanied by an increase in the ratio of clamp interval to load 
current. Inspection of Table 5.1 reveals that this is the case, especially at output power 
levels above about SOW. 
The only direct effect of a decrease in magnetising inductance would be an increase 
in magnetising current (accompanied by slight increases in copper and core loss). The 
voltage and current transfer ratio should not change, but an increase in magnetising 
current will cause flux density to increase proportionately. If this increase drives the 
core too close to saturation near the ends of successive drive pulses, secondary voltage 
will fall, accompanied by a simultaneous rise in magnetising current (in addition to the 
increase just described). These effects have been observed in the secondary voltage and 
input current waveforms at the higher power levels. However, they only affect the last 
1 OOµs of alternate drive intervals, not the mid-pulse voltage. If the flux displacement 
hypothesis is also responsible for mid-cycle voltage loss, the connection must be lie 
elsewhere. 
For an inductor, V L = Nd<D/dt, where core flux, <D = LIJN. (This is consistent with <D 
= µeNILAefle and L = µeN 2 AJ le.) If current is changing while inductance is constant (the 
usual case), VL = LdIJ dt. However, if current and inductance are both functions of 
time, then 
V L = LdIJ dt + ILdL/dt. [7.1] 
This situation could arise if load current induced flux displacement is modulating 
leakage inductance directly. This can happen because load current varies during each 
cycle due to the effects of the output inductor. It is also possible that Imag is solely 
responsible for the time dependence of L1, with the effect only becoming apparent as the 
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dL1/dt term becomes multiplied by progressively higher load currents. But it is more 
likely to be a combination of the two, with flux displacement forcing a rise in flux 
density, which in tum causes leakage inductance to become progressively more 
dependent upon the instantaneous value of Imag· In this case, the dLi/dt term would 
become a function of both load current and I mag· 
Fro1n Section 6.4, Imag and lout current ramps combine to produce an L1di/dt term of 
12.6mV/tum. The remaining "unexplained" voltage loss is therefore 0.515 - 0.476 -
0.009 - 0.0126 = O.Ol 74V/tum. If changing leakage inductance is responsible for this 
loss, then IpdL1/dt = 0.0174V. With Ip= 135.8A at mid-pulse (where Imag = 0), dLi/dt = 
128 .1 µH/s. If it is assumed that most of the change in leakage inductance takes place in 
the 465 µs interval during which lout is ramping up in the output filter inductor, then LiL1 
= (128.1 x 10-6)(465 x 10-6) = 59.6nH. 
Taking Ip' as secondary current referred to the primary, the complete expression for 
pri1nary-referenced voltage loss across the transformer leakage inductance becomes: Vu 
= L1dlp'/dt + L1pdlmagldt + IpdLi/dt = 0.00732 + 0.00524 + 0.0174 = 0.030V. Therefore, a 
change in leakage inductance from 107nH to 167nH ( centred around the average value 
of 137nH) during the course of the drive interval would fully explain the missing 
secondary voltage. This change seems plausible. 
Confinnation of this hypothesis could be achieved directly by measuring changes in 
L1 during the conduction interval. Or, it could be verified indirectly by establishing 
whether a reduction in the average value of L1, as measured at a given load, corresponds 
with the expected increase in secondary voltage at that load. The first approach would 
be difficult to achieve in practice, while the second has a distinct advantage in that it has 
the potential to both confirm and solve the problem in a single step. 
By confining more flux to the core, higher permeability, µe, should reduce the 
percentage of flux which fails to link all turns (leakage flux). Although the relationship 
between µe and L1 may be nonlinear, leakage inductance should be reduced and 
coupling coefficient improved by increasing permeability. The ferrite cores used in the 
L VPC have µe;::::; 2mH/m and Bsat ;::::; 420mT. Silicon steel and nickel steel core materials 
90 
are available with µe ::::: 38mH/m and Bsat ::::: 1300mT, so it may be possible to reduce 
leakage inductance and related circuit losses by a significant amount. The trade-off 
associated with these materials is bandwidth. Nickel steel is usable to about 20kHz, 
while silicon steel is somewhat slower. However, the 1 MHz bandwidths typical of 
power ferrites are not necessary in this application. 
A prototype core constructed from 75 stacked 0.014 inch EI lamination sets in 49% 
nickel steel ("SuperPerm 49") was ordered from Magnetic Metals. It was hoped that a 
significant reduction in leakage inductance would be achieved, permitting operation at 
higher power levels than are currently possible. Performance of the L VPC using this 
core is reviewed in Section 8. 
7 .4 Commercial potential 
A complete List of Materials for the L VPC is given in Appendix I. The total parts 
cost of the converter is $969.54 (in 1999 dollars). Assembly and test would add at least 
$250 to this figure, putting the selling price well over $2,000. With an as-constructed 
output of SOW and 75% efficiency, the commercial applications of this converter (at this 
price) would probably be nonexistent at best. However, as discussed above, the original 
design goal of 200W may yet be reached. If this is successful, it may be possible to 
exploit niche markets where the long term maintenance benefits of parallel solar arrays 
outweigh the relatively high initial cost of the L VPC. 
The principal advantage of the parallel solar cell array/L VPC combination is its 
superior tolerance of uneven illumination and unequal cell output. Cell matching, 
positioning, bypassing, cleaning and sun tracking all become less important as 
compared to a series array. For low power levels, only a single cell may be required. 
(One 127mm diameter cell can produce 40W at 20 suns.) However, a single cell 30W 
output converter probably could not compete with a converterless 24 or 48 cell series 
equivalent, at least not on the basis of price alone. 
The principal cost-drivers are the MOSFET switches ( "'"'$550), the 
drain/source/primary assembly ( "'"'$190), and the fitting of the MOSFETs to this 
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asse1nbly (-$70). The cost of the remaining components, assembly and test (,-$390) 
would not be much more than normal for a DC/DC converter of 200W output. 
The price of high current MOSFETs has been declining steadily over the past 20 
years. Consequently, a 5mn device probably costs less today (allowing for inflation) 
than a IQ device did in 1980. This trend might well continue but for the fact that 5mQ 
is close to the resistance limit imposed by the 3-pin plastic packages (T0-220 or 
similar) in which they are sold. Putting a 5 µQ FET in such a package would be 
pointless. More appropriate packages exist, but they are expensive because production 
quantities are relatively low. 
A better approach would be to wire-bond the least expensive FET dice available (in 
terms of 1ninimum 0$ product) directly to the drain and source bars of the converter, 
then protect the bonded FETs with a suitable cap or coating. Parts, assembly and 
machining costs, as well as contact and thermal resistance, inductance and size would 
all be reduced. 
The cost of the copper drain/source/primary assembly could probably be lowered by 
casting or stamping the two halves, followed by machining only the critical surfaces. It 
may also be practical to substitute aluminium for copper in this assembly, although 
contact resistance could become a significant problem. 
It is extre1nely difficult to extrapolate production costs of a complex 
electromechanical assembly based upon a single hand made prototype. Nevertheless, the 
fact that a not-too-expensive device has been functioning reliably for more than three 
years is a convincing argument for its practicality. A quantitative cost/benefit analysis 
of series vs. parallel solar arrays is beyond the scope of this paper, but there would see1n 
to be ample justification for further work in this direction. Certainly there is no technical 
reason not to proceed. 
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8 Nickel Steel Core 
8.1 Introduction 
In Section 7 .3 it was proposed that a nickel steel transformer core be trialled in an 
attempt to improve converter performance by reducing leakage inductance. It was also 
hoped that this change would confirm that the "missing" output voltage was a 
consequence of an IdL/dt term in the expression for primary voltage. 
A custo1n made, laser cut core consisting of 7 5 "EI" laminations was obtained from 
Magnetic Metals Corp. of Camden, New Jersey, USA. The laminations were fabricated 
fro1n "Superperm 49", a magnetic alloy containing 50o/o nickel and 50% iron. This 
material is available in 0.006 and 0.014 inch thicknesses. The 0.014 inch material was 
selected for reasons of cost and convenience in handling. External dimensions of the 
new core are identical to the 65/32/27 ferrite core set used previously, except that its 
effective thickness is reduced very slightly (to about 26.3mm) by small air gaps between 
the laininations. Parameters for the assembled NiFe core are as follows: 
Superperm 49 EI lamination set design parameters: 
Magnetic path length (effective) le 14.7 cm 
Magnetic cross section (effective) Ae 5.18 cm2 
Penneability (effective)* µe 16.5 mH/m 
Bobbin winding window area Aw 3.92 cm2 
Length of tum (mean) IT 15.1 cm 
* This parameter is determined in Section 8.4, below. 
8.2 Eddy current reduction 
Following core replacement, initial tests indicated that the Low Voltage Power 
Converter no-load input current had increased from 2.6A (with the Philips 3C90 ferrite 
core) to 4.3A. An ohmmeter check across the lamination stack indicated about 10; the 
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la1ninations were not insulated from each other. Large eddy currents were therefore 
presumed to be the cause of the additional no-load input current. 
The core was disassembled and each lamination was cleaned and painted on one 
side. Excess paint was carefully removed to ensure maximum stacking factor (i.e. 
minimum spacing), and the pieces re-cleaned. Upon reassembly, only 74 EI laminations 
fit into the winding bobbin, indicating that the paint film on each was about 5 microns 
thick. Stack resistance was measured as roughly 500. It is not known why this figure 
isn't significantly higher. However, given that eddy current loops can only develop a 
1naximum of 0.5V, 500 should be sufficient to reduce these stray currents to negligible 
levels. 
Following this labour-intensive procedure, it was most disappointing to learn that no-
load input current remained completely unchanged at 4.3A! Obviously eddy currents 
weren't the problem. Hysteresis loss must therefore be significant, as will be shown 
below. 
8.3 Ls and Lp measurement 
Unlike ferrite core materials, the permeability of nickel steel is strongly dependent 
upon magnetic field strength. For this reason, winding inductance should be measured 
with 1nagnetisation levels approximating those experienced during normal operation. 
One way to achieve this would be to place a current transducer in series with the 
primary with the LVPC operating under no-load conditions. This is impractical due to 
physical constraints. (The probe won't fit.) However, the same level of magnetisation 
can be achieved by driving the secondary. This method has an advantage in that 1158th 
the current ( at 5 8 times the voltage) is needed to produce the required field, making a 
much better impedance match to a conventional 500 signal generator. 
During normal lkHz operation, about 0.5V is applied to the primary for 0.5ms. For 
square wave drive, Bmax = Vp/(4fNpAe) = Vsf(4fNsAe), so YpNs/Np applied to the 
secondary should produce the same Brnax· Unfortunately, typical function generators 
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cannot deliver 0.5 x 58 = 29V, so it was necessary to reduce the drive frequency to 
200Hz at 5.8V to achieve the 29 x 0.5 x 10-3 = 14.5 mVsec required. 
Inductance is most easily computed from impedance, so the 5.8V square wave was 
replaced with a 9 .1 V peak, 200Hz sinusoid having the same area per half-cycle. 
(rc- 1J0nsin8d8 = 2/rc, 2/rc x 9.1 = 5.8.) Under these conditions, secondary current was 
measured as 26.lOmAnns, giving an reactance, XLs = 9.1 /(0.0261--J2) = 246.50. 
Therefore Ls = XL/ 2rcf = 246.5/400rc = 196.2mH and Lp = (1 /582)Ls = 58.3 µH. These 
values are approximately eight times higher than those measured for the ferrite cores. 
8.4 Imag, Bmax and µr 
With a primary inductance of 58.3 µH , L VPC no-load magnetising current, Irnag, 
should be (V pllt)/(2Lp) = (0.55 x 0.5 x 10-3)/(2 x 58.3 x 10-6) = 2.36Apeak• This value is 
insignificant when compared with full-load input currents exceeding 1 OOA, particularly 
as it acts in quadrature. 
Maximum core flux density, Bmax = Vp/(4fNpAe) = 0.55/(4000 x 5.18 x 10-4) = 
265mT = 2650 gauss. Because core material properties do not affect Brnax, this value is 
comparable to the flux density predicted for the ferrite core. The Magnetic Metals 
Superpenn 49 material data sheet gives maximum usable flux densities of about 6 to 8 
kilogauss. 
Secondary inductance, Ls = 196mH = µN/ AJ le, soµ= (0.196 x 0.147)/(582 x 5.18 x 
10-4) = 16.5 mH/m. Relative permeability, µr = µ/(0.4rc x 10-6) = 13158, representing a 
factor of eight improve1nent over the ferrite core. The Superperm 49 data sheet shows 
relative permeabilities exceeding 30000 are achievable at higher levels of induction. 
The data sheet also shows that permeability is an exponential function of flux 
density. At 60Hz, B = 20, 200 and 2000 gauss correspond with µr ~ 6000, 12000 and 
24000, or µr ~ 2500B0·3. Another graph suggests that µ6oHz ~ 1.7µ 1000Hz (average) for 
inductions ranging from 10 to 4000 gauss, but that µ6oHz ~ 2.0µ1 000Hz at the higher 
inductions (2000 to 4000 gauss). Therefore at 1 OOOHz, and with B = 2000 to 4000 
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gauss, µr ::::; 1250B0·3. For the LVPC transformer B = 2650, and 1250 x 2650°.3 = 13300. 
This value is in (remarkably!) close agreement with the µr = 13158 calculated from 
measured inductance. 
8.5 Core losses 
The Superperm 49 data sheet gives the core loss of 0.014 inch laminations as 
0.8W/1b when B = 2650 gauss and f= lOOOHz. With a volume of 80.9 cm3 and a 
specific gravity of8.38g/cm3, the core should weigh 678g (1.50 lb) and dissipate 1.50 x 
0.8 = 1.20W. The ferrite core was assumed to dissipate 0.44W (Section 5.1), so an 
increase of 0.76W is expected. At Vin= 0.55V, the additional loss should produce an 
increase of about 1.4A in no-load input current. The actual increase is 1.7 A, or about 
0.94W. 
Insulating the laminations can only affect eddy current loss. However, doing so did 
not change the no-load current, so hysteresis may well be the principal core loss 
mechanism. Of course, eddy currents will still circulate - and dissipate power - because 
the laminations are conductive and of finite thickness. The ratio of these losses would 
be difficult ( and probably pointless) to determine. 
8.6 Test results 
Table 8.1 and figure 8.1 summarize the test results for the Low Voltage Power 
Converter with a Superperm 49 core substituted for the Philips 3C90 core in the 
transformer assembly. Test conditions were as follows: 
Transformer core Magnetic Metals Superperm 49; 74 EI laminations. 
Output inductor core Neosid F5 
Load resistance Iskra 2.5A potentiometer (104Q > Rout > 29.8Q) 
Fixed 1 OOW power resistors (20.30 > Rout > 3 .60) 
Power source 
Interconnections 
500A DC power supply (2V battery with water cooled 
adjustable linear regulator) 
Battery to L VPC and Battery to DCPS freshly cleaned 
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Test equipment Fluke 87 DMM (voltage and resistance measure1nents) 
Good Will GW037 current clamp (current measurements) 
Tektronix 2232 oscilloscope (time measurements) 
Table 8.1 L VPC Test results with Superperm 49 core. 
Vin , V lin , A Pin , W Vout, V Rout, 0 lout, A Pout, W Eff'y, % tc1 , µs tc2, µs (li-4)/lo 
0.55 4.3 2.37 34.3 00 0 0 0 0 0 
0.55 20.6 11.4 30.2 104 0.29 8.8 77.2 3.0 4.0 57.2 
0.55 37.5 20.7 29.1 49.8 0.59 17.1 82.5 7.0 8.5 57.3 
0.55 57.2 31.5 27.8 29.8 0.93 25.9 82.3 11.0 14.0 57.1 
0.55 78.8 43.4 26.5 20.3 1.30 34.5 79.5 16.0 20.0 57.4 
0.55 106 58.2 24.7 13.9 1.78 43.9 75.5 23.0 28.0 57.3 
0.55 131 72.2 23.0 10.1 2.28 52.4 72.6 31 .0 37.0 55.8 
0.55 167 91.6 20.5 7.2 2.84 58.3 63.6 42.0 50.0 57.2 
0.55 197 108.5 18.5 5.3 3.50 64.8 59.7 50.0 63.0 55.2 
0.55 219 120.2 16.9 4.4 3.84 65.0 54.1 62.5 77.0 55.8 
0.55 238 130.9 15.7 3.6 4.36 68.6 52.4 72.0 90.0 53.6 
Notes 
1. Vin, tn, Yout, Rout, tel and te2 are measured values. All other values are calculated from these. 
2. DMM probe resistance of 0.2.Q has been subtracted fr01n all Rout values. ( e.g. 10.1 Q 
indicates an initial reading of 10.3.Q.) 
3. tel and te2 (teiampl and te1amp2) are the intervals during which the output bridge clamps the 
transformer secondary to zero volts. 
4. (Ii-4) is Iin minus the approximate load-independent current used by the transformer core and 
FET drive circuit. (Ii-4)/I0 therefore approximates the effective input to output current 
transfer ratio of the LVPC. 
Comparison of Table 8.1 with LVPC test results using a ferrite core transformer 
(Table 5.1) reveals three significant changes: 
• Efficiencies at the lower power levels have fallen appreciably, primarily because the 
,__, 1 W increase in core loss forms a significant fraction of output power. 
• Output voltage has fallen by about 0.35V at most power levels, resulting in output 
power reductions of up to 5o/o at equivalent loads. However, reduced input currents at 
the heavier loads (above Pout ;:::::; 55W) partially compensate for the lower output powers, 
producing efficiencies which average about 2% lower than their ferrite core 
counterparts. 
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• Falls in clamp interval tel average nearly 13%, while the average drop in tc2 is less 
than 3%. These reductions average about 8o/o, and imply a similar (and therefore small) 
reduction in transformer leakage inductance. As discussed in Section 5.2, differences in 
alternate clamp intervals may be a consequence of the non-symmetrical placement of 
the half-primary windings on the core. However, this does not fully explain why 
variations in core parameters would produce asymmetrical changes in clamp interval. 
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Perhaps the most noticeable result is the lack of change. If the effects of increased 
core loss are removed (by reducing Pin by 1 W), the most significant difference between 
the ferrite core and the nickel steel core is a 1.5% drop in efficiency at the SOW level. 
This contrasts sharply with the significant gains in power and efficiency which a 
reduced leakage inductance was expected to deliver. Unfortunately, the reduction in 
leakage inductance was nowhere near the hoped-for order of magnitude improvement. 
8. 7 Drive frequency reduction 
The lkHz drive frequency used for the ferrite core was retained for the NiFe core. 
This was done so that the effects of the core change could be evaluated in the absence of 
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other variables. Given that flux density is well below saturation, and magnetising 
current is also extremely low, it would seem that switching and possibly core losses 
might be reduced by lowering the drive frequency. But there are a few trade-offs. 
Any reduction in frequency will bring about a corresponding increase in both 
magnetising current and flux density. According to the Superperm 49 data sheet, core 
loss (Pre) is nearly proportional to the square of the induction at a given frequency, and 
also to the 1.65th power of frequency at a given flux density: P fe c,c (Bma/ x f 1.65). But 
Bmax is inversely proportional to frequency, so core loss should be proportional to f-2 x 
f 1.65 = f-0·35 . Halving the frequency will therefore increase core loss by 27.5% (about 
0.3W). 
From Sections 5.1 and 6.2, at the 50W output power level switching losses total 
about 7W. This figure should decrease linearly with drive rate, so halving the frequency 
should save about 3.5 - 0.3 = 3.2W, a significant gain. However, rising magnetising 
current, core losses and saturation effects would ultimately impose a lower limit on 
frequency. This would probably occur when Bmax exceeded 8 kilogauss, corresponding 
to a drive frequency of about 330Hz. Experimentation would be needed to determine the 
optimum drive frequency under a range of load conditions. 
Lower drive frequency does not imply higher output power. Even if the NiFe cored 
transformer was capable of delivering higher currents (which it apparently isn't), a 
reduction in drive frequency would not result in increased output power handling 
capability unless output filtering was improved. The 1.9mH output inductor already 
produces 4V p-p ripple at the 50W output level. At higher currents the ripple becomes 
excessive. If ripple is to be controlled at higher powers, either output filter inductance 
must be increased, or an LC filter section employed. Increasing the inductance without 
increasing losses would require a new, larger core (see Section 3.8). Decreasing the 
drive frequency would not increase ripple, as it is determined by the inductor's capacity 
to deliver current during the clamp interval. Clamp interval is governed by leakage 
inductance, which has not changed significantly. 
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8.8 "Missing" voltage 
As discussed in Sections 6.4 and 7.3, a discrepancy exists between the measured and 
expected values of secondary voltage. This difference cannot be fully explained by the 
combined effects of IR and Ldi/dt drops, so an additional IdL/dt drop was postulated. 
This tenn relies upon a current ( and therefore time) dependant leakage inductance, 
which was presumed to exist as a result of flux displacement within the ferrite core. It 
was hoped that increasing the core's permeability would reduce leakage inductance and, 
with it, the undesirable IdL/dt voltage loss. 
In short, this didn't happen. With the NiFe core, permeability has increased by nearly 
an order of magnitude, while leakage inductance and voltage loss remain essentially 
unchanged. 
New data pertaining to these affects is given in Table 8.2. tn = 130.7Aavg, and Pout= 
52W. Voltages were measured with a Tektronix 2232 oscilloscope at the mid point of 
successive drive pulses (250µs after each transition). Values of the form "nnnn/nnnn" 
reflect measurements 1nade during alternate drive pulses. 
Table 8.2 Circuit voltages with Superperm 49 cored transformer. 
Parameter Volts Volts/Tum Comments 
Vin 0.540/0.535 Measured at input terminal bolt. 
Vcts 0.025/0.020 MOSFET V ds measured at leads. 
Vsockets 0.014/0.014 Drop for drain + source pin sockets. 
Vcontact 0. 006/0. 006 Ground terminal connection loss. 
Vp(driven) 0.495/0.495 0.495/0.495 Energised half-primary winding. 
V p( off) 0.470/0.475 0.470/0.475 De-energised half-primary winding. 
Vsense 1.800/1.820 0.450/0.455 Unloaded d<D/dt sense winding, N = 4 
Vs 26.20/26.50 0.452/0.457 Secondary voltage. 
Note that Vp(driven) - Vs(/tum) = 0.495/0.495 - 0.452/0.457 = 0.043/0.038, or 
0.040V average. This is the same result as was previously obtained for the ferrite core 
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transformer. There has been no improvement. The IR component will remain 
unchanged, as will that portion of the Ldi/dt component associated with load current 
ramps (see Section 6.4). However, the reduction in Imag should have resulted in a 
corresponding decrease in the Ldi/dt term associated with it. This is not seen, although 
the effect would be quite s1nall (less than Sm V). 
8.9 Dependence of V1oss upon Iin 
Several loss mechanisms affecting the primary to secondary per-tum voltage drop 
can be readily identified. As discussed, these include IR drops in the primary and 
secondary, a magnetising current induced L1pdimag/dt loss in the primary, and an 
L1dioutldt loss resulting from current ramps generated by the output filter inductor. 
Although these effects may not account for all the "missing" voltage, their relationship 
to it may shed some light on the problem. It is also worth noting that the difference 
between input power and output power almost exactly equals the sum of the individual 
losses from all identified causes ( see Section 5 .1 ). Apparently the missing voltage is not 
affecting the efficiency of the L VPC, and must therefore be the result of reactive circuit 
elements ( e.g. leakage inductance). 
It was proposed that load current dependent leakage inductance might be producing 
an additional IdL/dt component. It was also proposed that by substituting a core of 
higher permeability, leakage inductance could be reduced and, with it, the IdL/dt loss 
(Section 7.3). It was then established that a substantial increase in core permeability had 
negligible effect on voltage loss. However, it may be that leakage inductance, and its 
relationship to current, are not as dependent upon core permeability as was previously 
thought. 
A non-linear inductance (leakage inductance in this case) can be modelled as 
L = L0(1 + at) [8-1] 
where Lo is the zero-current inductance, a is a constant, and I is the inductor current 
(Jeffrey Harris, pers. comm.). In general, inductor voltage is given by 
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V L = Ldl/dt + IdL/dt. [8-2] 
Combining [8-1] with [8-2] yields 
VL = [1 + (n+ l)aI0 ]LodI/dt. [8-3] 
The dl/dt tenn will normally differ between primary and secondary. This is because 
1nagnetising current dimag/dt interacts only with primary leakage inductance, whereas 
secondary dI/dt also transfers to the primary, and will therefore develop a voltage 
across both primary and secondary leakage inductances. Calculations are greatly 
si1nplified if the secondary is treated as a single turn, carrying half the total transformer 
leakage inductance. In this case, L1tot = L1p +Lis'= 2L1p = 2L1s', where Lis'= Li/582 (see 
Section 5.2). If VL is taken at mid-cycle, imag(t);::::; 0 because the current ramp is crossing 
zero. Also, at mid-cycle Is';::::; Iin, where Is' is the secondary current referred to the 
primary (Is' = 58ls). 
For the LVPC transformer, these "simplifications" yield: 
[8-4] 
At a given input voltage and drive frequency, dimag/dt is constant. For the ferrite 
core transformer, Imag = 19. lAp. Therefore, dimag/dt = 38.2A/500µs = 76,400A/s . Also, 
V outtc/Lout = ~ls, and ~I/ 5 00 µs ;::::; dI/ dt during the conduction interval. If V out is taken as 
26.0V and Lout as l.91mH, dI/ dt = (27.2 x 106)tc. For the ferrite core at Vin= 0.55V and 
18.6 < tn < 169A, Table 5.1 indicates that the tc ;::::; (0.165 x l0- 6)Iinl.1. This slight non-
linearity is probably a consequence of the dependence of L1 upon Iin· Consequently, 
dI/ dt = 4.49tn1. 1, and dis'/dt = 58dI/ dt = 260Iinl. 1. With these assumptions, Vuot = [1 + 
(n+ 1 )aiin °] [7 6,400L1po + 520Iin l. l L1po] , or 
V Ltot = L1po[ 1 + (n+ 1 )aiin °] [76,400 + 520Iin l. l]. [8- 5] 
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For the NiFe core, dimagldt = 4.72A/500µs = 9,440A/s. IfVout is again taken as 26.0V 
and Lout as 1.9lmH, disfdt = (27.2 x l06)tc. For the NiFe core operating at Vin= 0.55V 
and 20.6 < tn < 167 A, Table 8.1 shows that tc ~ (0.097 x 10-6)Iin 1.2. Therefore, disfdt = 
2.64tnl.2 and dis'/dt = 58dlsfdt = 153tnl.2. As before, Vuot = [l + (n+l)aiinn][9,440L1po + 
306Iin 1.2L1po], or 
Vuot = L1po[l + (n+l)at/][9,440 + 306Iinl.2]. [8-6] 
Transformer voltage loss is assumed to consist of two components: an IR drop and a 
voltage produced by the interaction of leakage inductance with changing primary and 
secondary current. The IR losses are easy to estimate. If these are subtracted from the 
total loss, only the inductive losses should remain. A comparison of inductive losses 
with input current proved instructive. The results are given in Tables 8.3 and 8.4 for 
both the ferrite and NiFe cores. 
An estimation of primary voltage was obtained by subtracting the total resistive 
losses in the primary drive circuit from the input voltage (see Section 6.2). This value, 
V p( est), is Vin - tn(Rcon + Rbar + Ris + Rsoc) = Vin - (Iin x 332µ0). The secondary 
voltage can be estimated from the average (mid-cycle) output voltage and clamp 
interval. From Section 6.2, the average output voltage, Vout = Vs-f x (500µs - tc)/5 00µs , 
where (500µs - tc)/500µs is the conduction duty cycle of the output filter inductor 
(DutCyc in Tables 8.3 and 8.4). Therefore, secondary voltage can be estimated as 
(VoutlDutCyc) + Vf. A better estimation should result if resistive losses in the output 
inductor are included. The resistances are RL (124m0), RfeL (13.lmO), and an assumed 
circuit board track and contact resistance of 1 OOmO, giving a total of 0.240. Therefore, 
a mid-cycle secondary voltage ofVs(est) = (VoutlDutCyc) + 0.6 + 0.24Iout is assumed. 
For a more useful comparison with primary voltage, Vs( est) was divided by the turns 
ratio (58:1) to yield secondary volts per tum, VsfN. 
The difference between V p( est) and VsfN is the total transformer voltage loss. 
Figures so obtained are in reasonably close agreement with measured values (54m V vs. 
40mV for ferrite at Iin = 13 lA). However, some of this loss is caused by primary and 
secondary resistance, Rp (41.5µ0) and Rs (85 .6m0). By reflecting Rs to the primary, a 
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single value governing resistive loss per tum is obtained: Rp + 58-2Rs = Rp+s = 66.9µ0. 
This combined resistance will produce a per-tum voltage loss, Vs(IR) = tn x 66.9µ0 , 
which must then be subtracted from Vp(est) - V/ N to give the inductive loss per tum, 
VsJN· That is, VsJN = Vp(est) - V/N - Vs(IR). This figure was then compared with Iin 
to determine the nature of the dependence. 
Table 8.3 Estimated transformer voltage loss with Ferrite Core. 
Vin lin Vout lout tc(avg) DutCyc Vp(est) Vs( est) Vs/N VslR Vsl/N al"1.25 
0.551 18.6 30.36 0.29 4.25 0.992 0.545 31 .29 0.539 0.001 0.004 0.004 
0.551 35.7 29.34 0.59 8.75 0.983 0.539 30.60 0.528 0.002 0.009 0.009 
0.550 55.1 28.13 0.94 13.5 0.973 0.532 29.74 0.513 0.004 0.015 0.015 
0.551 77.6 26.83 1.33 19.5 0.961 0.525 28.84 0.497 0.005 0.023 0.023 
0.549 105 25.03 1.79 27.5 0.945 0.514 27.52 0.474 0.007 0.033 0.034 
0.550 131 23.37 2.31 35.0 0.930 0.507 26.28 0.453 0.009 0.045 0.044 
0.551 169 20.98 3.00 47.5 0.905 0.495 24.50 0.422 0.011 0.061 0.061 
0.551 200 18.90 3.57 60.0 0.880 0.485 22.93 0.395 0.013 0.076 0.075 
0.550 222 17.28 3.93 73.0 0.854 0.476 21.78 0.375 0.015 0.086 0.086 
0.549 241 16.00 4.10 87.0 0.826 0.469 20.96 0.361 0.016 0.092 0.095 
Table 8.4 Estimated transformer voltage loss with NiFe Core. 
Vin lin Vout lout tc(avg) DutCyc Vp(est) Vs( est) Vs/N VslR Vsl/N al"1.15 
0.551 20.6 30.2 0.29 3.5 0.993 0.544 31.09 0.536 0.001 0.007 0.006 
0.551 37.5 29.1 0.59 7.8 0.985 0.539 30.34 0.523 0.003 0.013 0.013 
0.550 57.2 27.8 0.93 12.5 0.975 0.531 29.32 0.505 0.004 0.022 0.021 
0.551 78.8 26.5 1.30 18.0 0.964 0.525 28.37 0.489 0.005 0.030 0.030 
0.550 106 24.7 1.78 25.5 0.949 0.515 27.06 0.467 0.007 0.041 0.043 
0.551 131 23.0 2.28 34.0 0.932 0.508 25.82 0.445 0.009 0.053 0.054 
0.550 167 20.5 2.84 46.0 0.908 0.495 23.84 0.411 0.011 0.073 0.072 
0.551 197 18.5 3.50 56.5 0.887 0.486 22.33 0.385 0.013 0.087 0.087 
0.550 219 16.9 3.84 69.8 0.861 0.477 21.17 0.365 0.015 0.098 0.098 
0.550 238 15.7 4.36 81.0 0.838 0.471 20.39 0.352 0.016 0.103 0.108 
Tables 8.3 and 8.4 show that an extremely good approximation for inductive voltage 
loss per tum, VsJN, is given by atnn· For the ferrite core VsJN ;::::; O.OOOltn 1.25 , whereas 
VsJN;::::; 0.0002tn1.is for the NiFe core. These expressions confirm the non-linearities 
described by equations [8-5] and [8-6]. 
104 
It should be possible to estimate variables L1po, n and a in [8-5] and [8-6] by solving 
these expressions at three points. By assuming Iin = 0 at no load, L1po will be determined 
solely by V Ltot (represented as VsJN in Tables 8.3 and 8.4). Then, with L1po known, the 
expressions can be recomputed at Iin = 131 A (heavy load) and some other intermediate 
value. Values for n and a may then be found by simultaneous solution. Unfortunately, 
V Ltot must be measured as a difference between the predicted secondary volts/tum and 
the actual value. This difference (the Imag contribution to V u 0 t) is only a few millivolts at 
no-load, and cannot be reliably measured as a change in the "v500m V/tum on the 
secondary. 
An alternative method of estimating L1po, n and a is by solving these expressions at 
three different currents. This would involve a tedious iterative approach, as n appears as 
both factor and exponent. A more expedient ( albeit slightly dodgy) approach is to 
assu1ne a value for n, based upon the empirical formulas for VsJN given in Tables 8.3 
and 8.4. With n "known", only two currents are required to obtain a solution. For the 
ferrite core transformer, these will be taken as Iin = 18.6A and 13 lA. In the first case, 
Vuot = VsJN = 0.004 = L1po[l + (n+l)a18.6n][76,400 + 520(18.6)1. 1]. Because Vsi/N;::::; 
0.0001Iin1.25 , n = 1.25 will be assumed. Therefore, 
0.004 = L1po[l + (1.25+l)a18.61.25][76,400 + 520(18.6)1. 1] = L1po[89,356 + 7,764,590a], 
and 
0.045 = L1po[l + (1.25+l)a1311.25][76,400 + 520(131)1. 1] = L1po[187,318+186,793,443a]. 
Siinultaneous solution gives a= 0.00823 and L1po = 26. lnH. The expression for V Ltot 
becomes: 
This seems plausible, as it gives fairly good agreement at intermediate points. At Iin = 
55.lA, Vuot = 0.012V. (VsJN = 0.015V at the same current.) Although [8-7] includes a 
value for L1po which is on the low side, it is still "believable". If n = 1.25, a = 0.00823, 
and L1po = 26.lnH are applied to expression [8-1] at Iin = 131A, L1p 131 = 26.l x l0- 9(1 + 
0.00823(131)1.25) = 121nH. (Lip was estimated as 68.6nH attn= 131A in Section 5.2.) 
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For the NiFe core transformer, tn = 20.6A and 131A will be used. Yuot = YsJN = 
0.007 = L1po[l + (n+ l)a20.6n][9,440 + 306(20.6)1.2]. Because YsJN::::; 0.0002tn1.is, n = 
1.15 will be assumed. Therefore, 
0.007 = L1po[l + (1.15+1)a20.61. 15][9,440 + 306(20.6)1.2] = L1po[20,984 + 1,463,015a], 
and 
0.053 = Lipo[l + (1.15+1)a1311. 15][9,440 + 306(131)1.2] = L1po[115,719 + 67,718,690a]. 
Simultaneous solution gives a= 0.000762 and L1po = 317nH. The expression for V Ltot 
becomes: 
[8-8] 
At first glance, this too seems reasonable, as it also gives fairly good agreement at 
intermediate points. At Iin = 57.2A, Yuot = 0.018V. (VsJN = 0.022V at Iin = 57.2A.) 
However, if n = 1.15, a= 0.000762, and L1po = 317nH are applied to expression [8-1 J at 
Iin = 131A, L1p131 = 317xl0-9(1 + 0.000762(131)1. 15) = 383nH. This value for L1p131 is 
far fro1n that predicted by input current and clamp interval (L1p::::; 0.55tc/2Iin = 71nH). 
While it is possible that a higher but more stable leakage inductance is forcing the 
Ldl/dt term to dominate, it is more likely that then= 1.15 assumption is incorrect. 
Leakage inductance (as determined from clamp interval) has not been significantly 
reduced by the exchange of core materials, even though permeability has increased by a 
factor of eight. However, it is clear that voltage loss is a non-linear function of input 
current. Although the nonlinearity of this dependence is fairly weak, the relationship 
appears to support the proposition that transformer leakage inductance is changing with 
load and/or magnetising current. It may also be possible that the inductance being 
measured is not within the transformer, but external to and in series with it. In this case 
it should more properly be called stray inductance. 
Empirical first order approximations for loss voltage vs. input current fit very well, 
while variables associated with the theoretically derived current dependence have only 
been loosely identified. Attempts at a more convincing three-point iterative solution 
have proved extremely difficult. Because of the uncertainties, a precise explanation of 
the contributing effects must await further data relating to transformer input and output 
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voltages under a range or load conditions. With existing data, it may be impractical to 
determine the unknown constants in expressions [8-5] and [8-6] with sufficient 
accuracy. 
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9 Conclusions 
A DC-DC converter optimised for operation from the 0.5 to 0.6V output of a single 
photovoltaic cell or parallel solar array has been designed and built. Converter 
efficiencies of 75% at SOW and 87% at 25W have been achieved. The device has 
operated reliably for several years with inputs ranging from 0.3 to 0.8V and from 2 to 
300ADC, and with outputs which include both open and short circuits. 
The design of the DC-DC converter was analysed, and the function of all major 
co1nponents and sub-circuits was described. The design and analysis of magnetic 
components was given particular attention. 
Operation was characterised for outputs from 7 to 81 W, and circuit losses were 
identified and quantified. Models were developed for the transformer and for the circuit 
as a whole. These models were then used to predict operation with reasonable success. 
Discrepancies between predicted and measured results led to the development of an 
hypothesis identifying flux displacement in the transformer core as a possible source of 
variable leakage inductance. It was hoped this effect might explain an observed loss in 
secondary voltage. Subsequent tests using a nickel steel core showed that an eight-fold 
increase in permeability had little effect. However, further analysis of the data revealed 
that the inductive component of transformer voltage loss is a weak non-linear function 
of input current. This implies that leakage inductance variation is at least a contributing 
factor. 
Inductance, both stray and leakage, was found to play a significant and detrimental 
role in the operation of the L VPC. Stored magnetic energy contributed to switching 
losses and caused increased power to be dissipated in the input filter capacitors. 
Inductance was found to be responsible for an excessive primary current reversal time, 
which lowered efficiency by reducing the primary drive duty cycle. Leakage inductance 
also acted to reduce the output voltage of the transformer, and it prevented the 
implementation of a promising antisaturation technique. 
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A new flux zero-crossing flyback technique for the prevention of staircase saturation 
in transformer cores was developed and presented. 
A low voltage, high current adjustable regulated DC power supply was designed and 
constructed as a source of power for the low voltage DC-DC converter. This supply was 
designed to provide an output of O to 1 VDC at currents up to 500A with a response time 
of 200ns. This device has also been in operation for three years, delivering currents up 
to 300A. It has survived a short circuit current estimated to be 2000ADC. 
The electrical and thermal aspects of the 500A DC power supply design were 
discussed, and performance specifications were provided. 
Finally, a brief analysis of the commercial possibilities of the low voltage power 
converter was given. Several design changes were proposed which could ultimately 
reduce the cost of production. 
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Appendix I Low Voltage Power Converter - List of Materials 
Description Part Number Mf gr/Vendor Qty. Price Ea. Comments 
E65/32/27 core half 020 55481 Philips 4 6.00 3C90 mat ' l 
E65/32/27 coil former 021 28732 Philips 2 1.00 
Pri1nary, machined ANU 2 35 .00 Estimate 
Magnet wire, 1. 5mm 146-533 Farnell 19m 0.72/m 
Magnet wire, 0.25mm 146-524 Farnell 4.3m 0.03/m 
Schottky diode, 60A/45V MBR6045 Motorola 4 8.54 
Ult Fast diode, 6A/1 OOV UF601 Farnell 2 3.01 
Rectifier diode, 1A/400V 1N4004 6 0.10 
Zener diode, 6.8V, 5mA BZX79C6V8 Philips 1 0.07 
Power MOSFET, 6m0 PHP130N03T Philips 100 5.47 
Power BJT, NPN BDT81 Philips 2 6.46 
Power BJT, PNP BDT82 Philips 2 8.47 
Switching BJT, NPN 2N3904 RS 1 0.46 
Switching BJT, PNP 2N3906 RS 1 0.40 
FET driver IC TC4422 TelCom 2 13.65 
Quad NAND gate 74LSOO 1 0.67 
Dual D flip flop 74LS74 1 0.88 
Dual multivibrator 74LS123 1 1.61 
Positive regulator, 5V 78L05 1 1.35 
Res, 0.4 70, ~W, 5o/o R47 2 0.10 
Res, 1.00, ~ W, 5% lRO 2 0.05 
Res, 100, 1 W, 5% 131-716 RS 2 0.20 
Res, lKO, ~ W, 5% lKO 1 0.05 
Res, 1 OKO, ~ W, 5% lOK 3 0.05 
Res, 22KO, ~ W, 5% 22K 1 0.05 
Res, 1 OOKO, ~ W, 5°/o 100K 2 0.05 
Cap, 4.7mF, 25V, Alum 315-0669 RS 3 5.41 LowESR 
Cap, 1.0mF, 25V, Alum 108-837 Farnell 1 4.48 
Cap, 1 OOµF , 25V, Tant 2 4.89 
Cap, lOµF , 16V, Tant 966-721 Farnell 1 0.56 
Cap, 1 OµF , 63V, Poly 303-8051 Farnell 2 9.45 
Cap, O.lµF , 50V Cer 146-227 Farnell 4 0.96 
Cap, 68nF, 63V Poly 115-017 RS 1 0.67 
Cap, lOnF, 63V, Cer 237-279 Farnell 3 0.41 
Cap, 1 OOpF, 1 OOV, Cer 126-922 RS 1 0.60 
Switch, SPSTMC 219-344 Farnell 1 7.25 
Battery holder, 9V 301-103 Farnell 1 2.97 
Battery, 9V, alkaline PP9 RS 1 4.73 
Binding post, red/black 148-250/251 Farnell 2 4.38 
PCB standoff, 7x 13mm 627-150 Farnell 5 4.34 
Heatsink, 10°C/W 595-834 Farnell 4 2.06 T0-3P type 
Insulating pads, T0-3 P 681-090 Farnell 4 0.64 
Circuit board 1 20.00 Estimate 
Misc. hardware 10.00 Estimate 
Enclosure 129-640 RS 1 65.80 
Total materials cost $969.54 
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Appendix II 500A DC Power Supply - List of Materials 
Description Part Number Mfgr/V endor Qty. Price Ea. Comments 
Battery, 2V, 600Ahr Sonnenschein 2 407.50 35kg each 
Power MOSFET, 250A STE250N06 SGSThomson 4 115.00 R<ls = 3mn 
High GBWP op-amp HA3-2842-5 Harris 4 15.00 Hard to get 
Op-amp LM-741 1 
LED, red 1 
Cap, 4.71nF, 25V, Alum 315-0669 RS 1 5.41 LowESR 
Cap, lOµF, 16V, Tant 966-721 Farnell 3 0.56 
Cap, 1 µF, 25V, Tant 1 
Cap, lOOnF, 63V, Poly 10 
Cap, 22nF, 63V, Poly 4 
Cap, lnF, 63V, Poly 114-929 RS 1 0.47 
Cap, 1 OOpF, 1 OOV, Cer 126-922 RS 1 0.60 
Res, 0.5mn, lOW, 5% ANU 4 0.9mm copper 
Res, lOQ, ~W, 5% lOR 1 0.05 
Res, lOOQ, ~W, 5o/o lOOR 6 0.05 
Res, 4 700, ~W, 5o/o 470R 4 0.05 
Res, lKQ, ~W, 5% lKO 1 0.05 
Res, 2.7KQ, ~W, 5% 2K7 1 0.05 
Res, 1 OKQ, ~W, 5% lOK 5 0.05 
Pot, lT, lOKQ, YiW 1 
IC socket, 14 pin 5 
PCB terminal block 2 2-way 
PCB pin sockets Harwin 16 
Hook up wire, 0.5mm 15cm 
Crin1p connector, ring 1 
Circuit board ANU 1 
Drain connector bar ANU 1 0.9mm copper 
Output connector bar ANU 1 0.9mm copper 
Heatsink/water tank ANU 1 10mm alumin. 
Insulating support plate ANU 2 10mm acrylic 
SS bolt, 10mm x 25mm 2 
SS nut, 10mm 2 
SS washer, 10mm 2 
Misc. hardware 
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Appendix III Transformer Primary and Supply/Drain Bars 
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